A 1.0μm CMOS all-digital clock multiplier.

被引：0

作者：

Cheng, FKS ^{[1
]}

Chan, CF ^{[1
]}

Choy, OCS ^{[1
]}

机构：

[1] Chinese Univ Hong Kong, Dept Elect Engn, Shatin, Hong Kong

来源：

40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A simple all-digital clock multiplies base on a digital-controlled oscillator technique. The locking sequence is separated into two stages, frequency and phase locking, to reduce time number of locking cycles. This all-digital clock multiplier can generate a clock with a frequency range from 21 MHz to 39 MHz.

引用

页码：460 / 462

页数：3

共 50 条

[21] Design of FinFET based All-Digital DLL for Multiphase Clock Generation
Kumar, Keerthi M.
Pasupathy, K. R.
Bindu, B.
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
[22] An All-Digital Adaptive Approach to Combat Aging Effects in Clock Networks
Arasu, Senthil
Nourani, Mehrdad
Luo, Hao
PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 102 - 107
[23] An all-digital semi-blind clock and data recovery system
Abdallah, Mina
Eladawy, Ahmed
Mohieldin, Ahmed
MICROELECTRONICS JOURNAL, 2015, 46 (04) : 273 - 284
[24] An all-digital clock frequency caputring circuitry for NRZ data communications
Elrabaa, Muhammad E. S.
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 106 - 109
[25] An All-Digital Clock Recovery Architecture for the BRAN Hiperaccess Uplink Receiver
Savazzi, Pietro
Gamba, Paolo
Callegari, Sergio
2006 IEEE 63RD VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2006, : 2206 - +
[26] An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing
Cheng, Kuo-Hsing
Hong, Kai-Wei
Hsu, Chi-Fa
Jiang, Bo-Qian
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (10) : 1818 - 1827
[27] An all-digital clock-smoothing technique - Counting-prognostication
Qin, XY
Wang, HS
Zeng, LG
Xiong, FQ
IEEE TRANSACTIONS ON COMMUNICATIONS, 2003, 51 (02) : 166 - 169
[28] Radiation-tolerant all-digital clock generators for HEP applications
Biereigel, S.
Kulis, S.
Mendes, E.
Hazell, P.
Moreira, P.
Prinzie, J.
JOURNAL OF INSTRUMENTATION, 2023, 18 (01)
[29] A fast-corrected all-digital DCC with synchronous input clock
Kao, Shao-Ku
Hsueh, Sheng-Hung
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (12) : 1845 - 1860
[30] A Fast-Transient All-Digital LDO with Adaptive Clock Technique
Yu, Yi
Yuan, Jia
Qiao, Shushan
Hei, Yong
ELECTRONICS, 2019, 8 (12)

← 1 2 3 4 5 →