共 50 条
- [1] Glitch-conscious low-power design of arithmetic circuits [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 281 - 284
- [2] Power Balanced Circuits for Leakage-Power-Attacks Resilient Design [J]. 2015 SCIENCE AND INFORMATION CONFERENCE (SAI), 2015, : 1178 - 1183
- [3] False Glitch Cells as a Countermeasure AgainstPower Analysis Attacks in Cryptographic Circuits [J]. 2019 IEEE SOUTHEASTCON, 2019,
- [5] Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit [J]. 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 19 - 24
- [6] Glitch resistant private circuits design using HORNS [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 523 - 528
- [7] Power-hammering through Glitch Amplification - Attacks and Mitigation [J]. 28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 65 - 69
- [8] Glitch Elimination and Optimization of Dynamic Power Dissipation in Combinational Circuits [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
- [9] Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks [J]. 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 520 - 527
- [10] Security Evaluation of MTJ/CMOS Circuits Against Power Analysis Attacks [J]. 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 117 - 122