Power supply glitch attacks: design and evaluation of detection circuits

被引:0
|
作者
Gomina, Kamil [1 ,2 ]
Rigaud, Jean-Baptiste [2 ]
Gendrier, Philippe [1 ]
Candelier, Philippe [1 ]
Tria, Assia [2 ]
机构
[1] STMicroelect Crolles, Grenoble, France
[2] Ecole Natl Superieure Mines, Gardanne, France
关键词
MICROPROCESSOR CORE; ERROR-DETECTION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Techniques using modification of power supplies to attack circuits do not require strong expertise or expensive equipment. Supply voltage glitches are then a serious threat to the security of electronic devices. In this paper, mechanisms involved during such attacks are analyzed and described. It is shown that timing properties of logic gates are very sensitive to power glitches and can be used to inject faults. For this reason, detection circuits which monitor timing properties of dedicated paths are designed to detect glitch attacks. To validate these solutions, a new approach based on the study of propagation delay variation is also presented. Following this approach, the performance of detection circuits can be evaluated at design level using a standard digital design flow.
引用
收藏
页码:136 / 141
页数:6
相关论文
共 50 条
  • [21] Design of Effective Supply Voltage Monitor for Measuring Power Rails of Integrated Circuits
    Okumoto, Takeshi
    Yoshikawa, Kumpei
    Nagata, Makoto
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (04): : 538 - 545
  • [22] Power supply net for adiabatic circuits
    Fischer, J
    Amirante, E
    Bargagli-Stoffi, A
    Teichmann, P
    Gruber, D
    Schmitt-Landsiedel, D
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 413 - 422
  • [23] TRANSIENTS IN POWER-SUPPLY CIRCUITS
    VEKSLER, GS
    DODIK, SD
    PILINSKIY, VV
    TEMNIKOV, VA
    [J]. TELECOMMUNICATIONS AND RADIO ENGINEERING, 1974, 28-9 (08) : 101 - 104
  • [24] BASIC STABILIZED POWER SUPPLY CIRCUITS
    不详
    [J]. INDUSTRIAL ELECTRONICS, 1967, 5 (10): : 455 - &
  • [25] Glitch-Free Design for Multi-Threshold CMOS NCL Circuits
    Al Zahrani, Ahmad
    Bailey, Andrew
    Fu, Guoyuan
    Di, Jia
    [J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 215 - 220
  • [26] On-Chip Power-on Reset Strategy and I/O Power Supply Detection for VLSI Circuits
    Burdia, Danut
    Lazar, Georgian-Alexandru
    Lazar, Luminita-Camelia
    Buzatu, Nicoleta-Roxana
    [J]. ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 533 - +
  • [27] Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits
    Alioto, Massimo
    Giancane, Luca
    Scotti, Giuseppe
    Trifiletti, Alessandro
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (02) : 355 - 367
  • [28] Total power minimization in glitch-free CMOS circuits considering process variation
    Lu, Yuanlin
    Agrawal, Vishwani D.
    [J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 527 - 532
  • [29] Power Supply Voltage Detection and Clamping Circuit for 3-D Integrated Circuits
    Pathak, Divya
    Savidis, Ioannis
    [J]. 2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
  • [30] GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs
    Wild, Alexander
    Moradi, Amir
    Gueneysu, Tim
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (03) : 375 - 387