Power Supply Voltage Detection and Clamping Circuit for 3-D Integrated Circuits

被引:0
|
作者
Pathak, Divya [1 ]
Savidis, Ioannis [1 ]
机构
[1] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA
关键词
3-D IC power delivery; voltage regulation;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A circuit that detects and sets the power supply voltage of a given device plane in a 3-D IC is proposed. The circuit consists of 1) a ring oscillator in each voltage domain located in each device plane, and 2) a power module placed in a dedicated power plane. The power module consists of four components; a divide-by-40 clock divider, a frequency detector, a voltage ramp generator, and a voltage peak detector circuit. The power module provides a stable reference voltage equal to the power supply voltage of the targeted voltage domain in the device plane. SPICE simulations of the circuit indicate that power supply voltages of less than 1 V are successfully set and provided as a reference to an on-chip voltage regulator within 500 ns and with reference voltage variation of less than 1 %. The power module is integrated with on-chip voltage regulators which require a precise voltage reference. The proposed implementation permits dynamic voltage and frequency scaling and point of load power delivery.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Systematic Analysis for Static and Dynamic Drops in Power Supply Grids of 3-D Integrated Circuits
    Oo, Zaw Zaw
    Liu En-Xiao
    Cubillo, Joseph Romen
    Li Er-Ping
    [J]. 2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 49 - 52
  • [2] High-Voltage 3-D Partial SOI Technology Platform for Power Integrated Circuits
    Antoniou, Marina
    Udrea, Florin
    Tee, Elizabeth Kho Ching
    Hoelke, Alex
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 3296 - 3301
  • [3] Run-Time Voltage Detection Circuit for 3-D IC Power Delivery
    Pathak, Divya
    Savidis, Ioannis
    [J]. 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 183 - 187
  • [4] Layout-specific circuit evaluation in 3-D integrated circuits
    Alam, SM
    Troxel, DE
    Thompson, CV
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 199 - 205
  • [5] Layout-Specific Circuit Evaluation in 3-D Integrated Circuits
    Syed M. Alam
    Donald E. Troxel
    Carl V. Thompson
    [J]. Analog Integrated Circuits and Signal Processing, 2003, 35 : 199 - 206
  • [6] Advanced 3-D Device and Circuit Electrothermal Simulations of Power Integrated Circuit
    Chvala, Ales
    Marek, Juraj
    Pribytny, Patrik
    Donoval, Daniel
    [J]. 2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 468 - 471
  • [8] Variability in 3-D Integrated Circuits
    Akopyan, Filipp
    Otero, Carlos Tadeo Ortega
    Fang, David
    Jackson, Sandra J.
    Manohar, Rajit
    [J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 659 - 662
  • [9] The Feasibility of Carbon Nanotubes for Power Delivery in 3-D Integrated Circuits
    Khan, Nauman H.
    Hassoun, Soha
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 53 - 58
  • [10] Power Noise in TSV-Based 3-D Integrated Circuits
    Savidis, Ioannis
    Kose, Selcuk
    Friedman, Eby G.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (02) : 587 - 597