Layout-specific circuit evaluation in 3-D integrated circuits - Reply

被引：0
|
作者：
不详
机构：
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2003年 / 35卷 / 2-3期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：206 / 206
页数：1
相关论文
共 50 条
  • [1] Layout-specific circuit evaluation in 3-D integrated circuits
    Alam, SM
    Troxel, DE
    Thompson, CV
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 199 - 205
  • [2] Layout-Specific Circuit Evaluation in 3-D Integrated Circuits
    Syed M. Alam
    Donald E. Troxel
    Carl V. Thompson
    [J]. Analog Integrated Circuits and Signal Processing, 2003, 35 : 199 - 206
  • [3] A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits
    Alam, SM
    Troxel, DE
    Thompson, CV
    [J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 246 - 251
  • [4] Power Supply Voltage Detection and Clamping Circuit for 3-D Integrated Circuits
    Pathak, Divya
    Savidis, Ioannis
    [J]. 2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
  • [5] Variability in 3-D Integrated Circuits
    Akopyan, Filipp
    Otero, Carlos Tadeo Ortega
    Fang, David
    Jackson, Sandra J.
    Manohar, Rajit
    [J]. PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 659 - 662
  • [6] Waveguide 3-D optical integrated circuits
    Gigailenko, MA
    Kamenev, NN
    Nalivaiko, VI
    Tverdokhleb, PE
    [J]. 3RD INTERNATIONAL CONFERENCE ON OPTICAL INFORMATION PROCESSING, 1999, 3900 : 187 - 192
  • [7] Design tools for 3-D integrated circuits
    Das, S
    Chandrakasan, A
    Reif, R
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 53 - 56
  • [8] WireFET technology for 3-D integrated circuits
    Varadarajan, Vidya
    Yasuda, Yuri
    Balasubramanian, Srirarn
    Liu, Tsu-Jae King
    [J]. 2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 831 - +
  • [9] 3D Integrated Circuits Layout Optimization Game
    Grzesiak-Kopec, Katarzyna
    Nowak, Leszek
    Ogorzalek, Maciej
    [J]. ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2017, PT II, 2017, 10246 : 444 - 453
  • [10] THERMAL OPTIMIZATION OF A 3-D INTEGRATED CIRCUIT
    Wang, Kang-Jia
    Hua, Chu-Xia
    Liang, Yan-Hong
    [J]. THERMAL SCIENCE, 2020, 24 (04): : 2615 - 2620
12345