Area-Efficient Splitting Mechanism for 2D Convolution on FPGA

被引：0
|
作者：
Poddar, Shashi [1 ]
Rani, Sonam [1 ]
Koli, Bipin [1 ]
Kumar, Vipan [1 ]
机构：
[1] CSIR Cent Sci Instruments Org, Chandigarh, India
来源：
RECENT TRENDS IN COMMUNICATION AND INTELLIGENT SYSTEMS, ICRTCIS 2019 | 2020年
关键词：
IMPLEMENTATION;
D O I：
10.1007/978-981-15-0426-6_18
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：165 / 173
页数：9
相关论文
共 50 条
  • [31] Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA
    Khan, Zia-Uddin-Ahamed
    Benaissa, Mohammed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (11) : 1078 - 1082
  • [32] Design of an area-efficient multiplierless processing element for fast two dimensional image convolution
    Deepak, G.
    Mahesh, R.
    Sluzek, A.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 467 - 470
  • [33] Exploration of OpenCL 2D Convolution Kernels on Intel FPGA, CPU, and GPU Platforms
    Jin, Zheming
    Finkel, Hal
    2019 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2019, : 4460 - 4465
  • [34] A High Performance Framework for Large-scale 2D Convolution Operation on FPGA
    Zhang, Dawang
    Bie, Zhisong
    2018 15TH INTERNATIONAL SYMPOSIUM ON PERVASIVE SYSTEMS, ALGORITHMS AND NETWORKS (I-SPAN 2018), 2018, : 227 - 232
  • [35] FPGA Optimization of Convolution-based 2D Filtering Processor for Image Processing
    Licciardo, Gian Domenico
    Cappetta, Carmine
    Di Benedetto, Luigi
    2016 8TH COMPUTER SCIENCE AND ELECTRONIC ENGINEERING CONFERENCE (CEEC), 2016, : 180 - 185
  • [36] An area-efficient VLSI implementation of CA-2D-VLC decoder for AVS
    Zhang, Ke
    Wu, Xiao-Yang
    Yu, Lu
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3151 - 3154
  • [37] An Area-Efficient BIRA With 1-D Spare Segments
    Kim, Donghyun
    Lee, Hayoung
    Kang, Sungho
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (01) : 206 - 210
  • [38] Architecture for area-efficient 2-D transform in H.264/AVC
    Kuo, YT
    Lin, TY
    Liu, CW
    Jen, CW
    2005 IEEE International Conference on Multimedia and Expo (ICME), Vols 1 and 2, 2005, : 1127 - 1130
  • [39] An Energy-Efficient and Area-Efficient Depthwise Separable Convolution Accelerator with Minimal On-Chip Memory Access
    Chen, Yi
    Lou, Jie
    Lanius, Christian
    Freye, Florian
    Loh, Johnson
    Gemmeke, Tobias
    2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 50 - 55
  • [40] The Table-Hadamard GRNG: An Area-Efficient FPGA Gaussian Random Number Generator
    Thomas, David B.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (04)
12345