Area-Efficient Splitting Mechanism for 2D Convolution on FPGA

被引：0
|
作者：
Poddar, Shashi [1 ]
Rani, Sonam [1 ]
Koli, Bipin [1 ]
Kumar, Vipan [1 ]
机构：
[1] CSIR Cent Sci Instruments Org, Chandigarh, India
来源：
RECENT TRENDS IN COMMUNICATION AND INTELLIGENT SYSTEMS, ICRTCIS 2019 | 2020年
关键词：
IMPLEMENTATION;
D O I：
10.1007/978-981-15-0426-6_18
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：165 / 173
页数：9
相关论文
共 50 条
  • [21] Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier
    Jaiswal, Manish Kumar
    Cheung, Ray C. C.
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 376 - 382
  • [22] An area-efficient FPGA Implementation of SKINNY Block Cipher for Lightweight Application
    Feng, Xiang
    Li, Shuguo
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [23] Energy-Efficient Parameterized 2-D Separable Convolution on FPGA
    Hu, Yusong
    Prasanna, Viktor K.
    2014 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2014,
  • [24] Area-Efficient Pipelining for FPGA-Targeted High-Level Synthesis
    Zhao, Ritchie
    Tan, Mingxing
    Dai, Steve
    Zhang, Zhiru
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [25] A Scalable and Area-Efficient Configuration Circuitry for Semi-Custom FPGA Design
    Gore, Ganesh
    Tang, Xifan
    Gaillardon, Pierre-Emmanuel
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (08) : 1128 - 1139
  • [26] An Area-Efficient FPGA Realisation of a Codebook-Based Image Compression Method
    Zipf, Peter
    Hinkelmann, Heiko
    Shao, Hui
    Dogaru, Radu
    Glesner, Manfred
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 349 - +
  • [27] Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension
    Benkrid, AbdSamad
    Benkrid, Khaled
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 709 - 722
  • [28] A Secure and Area-Efficient FPGA-Based SR-Latch PUF
    Ardakani, Amir
    Shokouhi, Shahriar Baradaran
    2016 8TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST), 2016, : 94 - 99
  • [29] Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA
    Bariamis, Dimitris
    Maroulis, Dimitris
    Iakovidis, Dimitris K.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 58 (03): : 301 - 310
  • [30] Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA
    Dimitris Bariamis
    Dimitris Maroulis
    Dimitris K. Iakovidis
    Journal of Signal Processing Systems, 2010, 58 : 301 - 310
12345