Area-Efficient Splitting Mechanism for 2D Convolution on FPGA

被引：0
|
作者：
Poddar, Shashi [1 ]
Rani, Sonam [1 ]
Koli, Bipin [1 ]
Kumar, Vipan [1 ]
机构：
[1] CSIR Cent Sci Instruments Org, Chandigarh, India
来源：
RECENT TRENDS IN COMMUNICATION AND INTELLIGENT SYSTEMS, ICRTCIS 2019 | 2020年
关键词：
IMPLEMENTATION;
D O I：
10.1007/978-981-15-0426-6_18
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：165 / 173
页数：9
相关论文
共 50 条
  • [41] An area-efficient pipelined array architecture for Euclidean Distance Transformation and its FPGA implementation
    Sudha, N
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 689 - 692
  • [42] High throughput and area-efficient FPGA implementation of AES for high-traffic applications
    Shahbazi, Karim
    Ko, Seok-Bum
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06): : 344 - 352
  • [43] Low-Cost and Area-Efficient FPGA Implementations of Lattice-Based Cryptography
    Aysu, Aydin
    Patterson, Cameron
    Schaumont, Patrick
    2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 81 - 86
  • [44] FPGA-based High-Throughput and Area-Efficient Architectures of the Hummingbird Cryptography
    Min, Biao
    Cheung, Ray C. C.
    Han, Yan
    IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2011, : 3998 - 4002
  • [45] Area-Efficient FPGA Implementation of Finite Control Set Model Predictive Current Control
    Wendel, Sebastian
    Dietz, Armin
    Kennel, Ralph
    2017 IEEE SOUTHERN POWER ELECTRONICS CONFERENCE (SPEC), 2017, : 580 - 585
  • [46] An Efficient Low Area Implementation of 2-D DCT on FPGA
    Dogan, Atakan
    2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2015, : 771 - 775
  • [47] A high-performance fully reconfigurable FPGA-based 2D convolution processor
    Perri, S
    Lanuzza, M
    Corsonello, P
    Cocorullo, G
    MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (8-9) : 381 - 391
  • [48] Dynamically Reconfigurable Parallel Architecture Implementation of 2D Convolution for Image Processing over FPGA
    Jahiruzzaman, Md.
    Saha, Shumit
    Hawlader, Md. Abul Khayum
    2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
  • [49] Inflating 2D convolution weights for efficient generation of 3D medical images
    Liu, Yanbin
    Dwivedi, Girish
    Boussaid, Farid
    Sanfilippo, Frank
    Yamada, Makoto
    Bennamoun, Mohammed
    COMPUTER METHODS AND PROGRAMS IN BIOMEDICINE, 2023, 240
  • [50] Optimizing 2D convolution for DCUsOptimizing 2D convolution...W. Fan et al.
    Wenlong Fan
    Haobo Hua
    Jiandong Shang
    Zhuxin Wen
    Hengliang Guo
    Litao Zhang
    CCF Transactions on High Performance Computing, 2025, 7 (2) : 142 - 154
12345