Area-Efficient Splitting Mechanism for 2D Convolution on FPGA

被引：0
|
作者：
Poddar, Shashi [1 ]
Rani, Sonam [1 ]
Koli, Bipin [1 ]
Kumar, Vipan [1 ]
机构：
[1] CSIR Cent Sci Instruments Org, Chandigarh, India
来源：
RECENT TRENDS IN COMMUNICATION AND INTELLIGENT SYSTEMS, ICRTCIS 2019 | 2020年
关键词：
IMPLEMENTATION;
D O I：
10.1007/978-981-15-0426-6_18
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：165 / 173
页数：9
相关论文
共 50 条
  • [1] Area-Efficient FPGA Logic Elements: Architecture and Synthesis
    Anderson, Jason H.
    Wang, Qiang
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [2] Area-efficient FPGA-based FFT processor
    Sansaloni, T
    Pérez-Pascual, A
    Valls, J
    ELECTRONICS LETTERS, 2003, 39 (19) : 1369 - 1370
  • [3] An Area-Efficient Shuffling Scheme for AES Implementation on FPGA
    Wang, Yi
    Ha, Yajun
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2577 - 2580
  • [4] An efficient implementation of 2D convolution in CNN
    Chang, Jing
    Sha, Jin
    IEICE ELECTRONICS EXPRESS, 2017, 14 (01): : 1 - 8
  • [5] Carrier Modulation in 2D Transistors by Inserting Interfacial Dielectric Layer for Area-Efficient Computation
    Bian, Zheng
    Miao, Jialei
    Zhang, Tianjiao
    Chen, Haohan
    Zhu, Qinghai
    Chai, Jian
    Tian, Feng
    Wu, Shaoxiong
    Xu, Yang
    Yu, Bin
    Chai, Yang
    Zhao, Yuda
    SMALL, 2023, 19 (26)
  • [6] Area-Efficient Two-Dimensional Separable Convolution Structure
    Kim, Hyeonkyu
    Yoo, Hoyoung
    JOURNAL OF IMAGING SCIENCE AND TECHNOLOGY, 2019, 63 (05)
  • [7] Energy- and Area-Efficient Parameterized Lifting-Based 2-D DWT Architecture on FPGA
    Hu, Yusong
    Prasanna, Viktor K.
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [8] An efficient implementation of a 2D DWT on FPGA
    Wisdom, Michael
    Lee, Peter
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 222 - 227
  • [9] Implementation of area-efficient AES using FPGA for IOT applications
    Sreekanth, Muttuluru
    Jeyachitra, R. K.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2022, 15 (04) : 354 - 362
  • [10] FPGA Implementation of Area-Efficient IEEE 754 Complex Divider
    Varghese, Anila Ann
    Pradeep, C.
    Eapen, Madhuri Elsa
    Radhakrishnan, R.
    INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 1120 - 1126
12345