共 50 条
- [1] Dynamic Context Management for Low Power Coarse-Grained Reconfigurable Architecture [J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 33 - 38
- [2] Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 395 - 400
- [3] A New Array Fabric for Coarse-Grained Reconfigurable Architecture [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 584 - 591
- [4] Architecture enhancements for the ADRES coarse-grained reconfigurable array [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, 2008, 4917 : 66 - +
- [5] Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 335 - 344
- [6] Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 338 - 343
- [7] Application Specific Optimization of Coarse-Grained Reconfigurable Architecture by Dynamic Context Compression [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [9] Coarse-grained reconfigurable architecture with hierarchical context cache structure and management approach [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (06): : 1 - 10