Dynamic Context Management for Coarse-grained Reconfigurable Array DSP Architecture

被引:0
|
作者
Liu, Yanliang
Dai, Peng
Wang, Xin'an
Zhang, Xing
Wei, Lai
Zhou, Yan
Sun, Yachun
机构
关键词
Coarse-grained Reconfigurable Array DSP Architecture; Context switch; Context reuse; Runtime reconfiguration (RTR); Partially Reconfiguration;
D O I
10.1109/ASICON.2009.5351603
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a novel technique of dynamic context management scheme for coarse-grained reconfigurable array DSP architecture, which effectively reduces the power consumption and speedup reconfigurable process. The technique permits background loading of configuration data without interrupting the regular execution, overlapping computation with reconfiguration. And stored configurations can be switched dramatically reducing reconfiguration overhead if the next configuration is present in one of the alternate contexts. The proposed technique has been verified in ReMAP (Reconfigurable Multi-media Array Processors) with the Discrete Cosine Transform (DCT) of H.264 and its performance exceed other DSP and multimedia extension architectures by 1.2x to 6.2x. ReMAP was fabricated with SMIC's 0.18um CMOS process mainly for multi-media applications(1).
引用
收藏
页码:79 / 82
页数:4
相关论文
共 50 条
  • [1] Dynamic Context Management for Low Power Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    [J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 33 - 38
  • [2] Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array
    Kim, Yoonjin
    Mahapatra, Rabi N.
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 395 - 400
  • [3] A New Array Fabric for Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 584 - 591
  • [4] Architecture enhancements for the ADRES coarse-grained reconfigurable array
    Bouwens, Frank
    Berekovic, Mladen
    De Sutter, Bjorn
    Gaydadjiev, Georgi
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, 2008, 4917 : 66 - +
  • [5] Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
    Yin, Shouyi
    Yin, Chongyong
    Liu, Leibo
    Zhu, Min
    Wei, Shaojun
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 335 - 344
  • [6] Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications
    Zhang, Chenxin
    Lenart, Thomas
    Svensson, Henrik
    Owall, Viktor
    [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 338 - 343
  • [7] Application Specific Optimization of Coarse-Grained Reconfigurable Architecture by Dynamic Context Compression
    Priyadharsini, S.
    Srilalitha, A.
    [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [8] Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (01) : 15 - 28
  • [9] Coarse-grained reconfigurable architecture with hierarchical context cache structure and management approach
    Wang, Chao
    Cao, Peng
    Liu, Bo
    Yang, Jun
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (06): : 1 - 10
  • [10] Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications
    Cao, Peng
    Liu, Bo
    Yang, Jinjiang
    Yang, Jun
    Zhang, Meng
    Shi, Longxing
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (08) : 2321 - 2331