Impact of technology scaling on the 1/f noise of thin and thick gate oxide deep submicron NMOS transistors

被引:15
|
作者
Chew, KW [1 ]
Yeo, KS
Chu, SF
机构
[1] Chartered Semicond Mfg Ltd, Singapore 738406, Singapore
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
来源
关键词
D O I
10.1049/ip-cds:20040991
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study discusses the composite effect of channel length and gate oxide thickness scaling, coupled with the effect of gate dielectric nitridation on the 1/f noise of minimum channel length NMOS transistors. These transistors have been taken from four advance CMOS technologies with dual gate oxide thickness. The result shows that the current noise spectral density S-Id of a thin gate oxide transistor increases by approximately 1.5 orders of magnitude when scaling from 350 ran to 130 nm. This increase is closely correlated to the changeover from thermal oxides to nitrided oxides from 250 nm and below. This work also investigates the effect of nitridation on thick gate oxide transistors and compares them to their architecturally equivalent thin gate oxide non-nitrided counterpart from 350 nm technology. The comparison reveals that nitridation has increased the S-Id of architecturally equivalent thick gate oxide transistors from 250 nm to 130 nm technologies by a maximum of 1.25 orders of magnitude. The experimental 1/f noise trends have been verified with simulations using the BSIM3v3 flicker noise model.
引用
收藏
页码:415 / 421
页数:7
相关论文
共 50 条
  • [1] Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors
    Chew, KW
    Yeo, KS
    Chu, SF
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (07) : 1101 - 1109
  • [2] Flicker noise in deep submicron nMOS transistors
    Lukyanchikova, N
    Garbar, N
    Petrichuk, M
    Simoen, E
    Claeys, C
    [J]. SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1239 - 1245
  • [3] Impact of device scaling on the 1/f noise performance of deep submicrometer thin gate oxide CMOS devices
    Chew, Kok Wai
    Yeo, Kiat Seng
    Chu, Shao-Fu Sanford
    Cheng, Michael
    [J]. SOLID-STATE ELECTRONICS, 2006, 50 (7-8) : 1219 - 1226
  • [4] Impact of gate-to-contact spacing on ESD performance of salicided deep submicron NMOS transistors
    Oh, KH
    Duvvury, C
    Banerjee, K
    Dutton, RW
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2183 - 2192
  • [5] The total dose effects on the 1/f noise of deep submicron CMOS transistors
    胡蓉彬
    王育新
    陆妩
    [J]. Journal of Semiconductors, 2014, (02) : 55 - 60
  • [6] The total dose effects on the 1/f noise of deep submicron CMOS transistors
    Hu Rongbin
    Wang Yuxin
    Lu Wu
    [J]. JOURNAL OF SEMICONDUCTORS, 2014, 35 (02)
  • [7] The total dose effects on the 1/f noise of deep submicron CMOS transistors
    胡蓉彬
    王育新
    陆妩
    [J]. Journal of Semiconductors, 2014, 35 (02) : 55 - 60
  • [8] Simulation study of the noise figure of nanometer-gate nMOS transistors near the scaling limit
    Cai, M.
    Liu, M.
    Taur, Y.
    [J]. SOLID-STATE ELECTRONICS, 2007, 51 (05) : 667 - 673
  • [9] Impact of gate tunneling leakage on the operation of NMOS transistors with ultra-thin gate oxides
    Lime, F
    Clerc, R
    Ghibaudo, G
    Pananakakis, G
    Guégan, G
    [J]. MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 119 - 125