Impact of technology scaling on the 1/f noise of thin and thick gate oxide deep submicron NMOS transistors

被引:15
|
作者
Chew, KW [1 ]
Yeo, KS
Chu, SF
机构
[1] Chartered Semicond Mfg Ltd, Singapore 738406, Singapore
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
来源
关键词
D O I
10.1049/ip-cds:20040991
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study discusses the composite effect of channel length and gate oxide thickness scaling, coupled with the effect of gate dielectric nitridation on the 1/f noise of minimum channel length NMOS transistors. These transistors have been taken from four advance CMOS technologies with dual gate oxide thickness. The result shows that the current noise spectral density S-Id of a thin gate oxide transistor increases by approximately 1.5 orders of magnitude when scaling from 350 ran to 130 nm. This increase is closely correlated to the changeover from thermal oxides to nitrided oxides from 250 nm and below. This work also investigates the effect of nitridation on thick gate oxide transistors and compares them to their architecturally equivalent thin gate oxide non-nitrided counterpart from 350 nm technology. The comparison reveals that nitridation has increased the S-Id of architecturally equivalent thick gate oxide transistors from 250 nm to 130 nm technologies by a maximum of 1.25 orders of magnitude. The experimental 1/f noise trends have been verified with simulations using the BSIM3v3 flicker noise model.
引用
收藏
页码:415 / 421
页数:7
相关论文
共 50 条
  • [31] Impact of gate oxide nitridation process on 1/f noise in 0.18 μm CMOS
    Da Rold, M
    Simoen, E
    Mertens, S
    Schaekers, M
    Badenes, G
    Decoutere, S
    [J]. MICROELECTRONICS RELIABILITY, 2001, 41 (12) : 1933 - 1938
  • [32] Contributions of channel gate and overlap gate currents on 1/f gate current noise for thin oxide gate p-MOSFETs
    Martinez, F
    Laigle, A
    Hoffmann, A
    Valenza, M
    Veloso, A
    Jurczak, M
    [J]. Noise and Fluctuations, 2005, 780 : 243 - 246
  • [33] 1/F NOISE IN THIN OXIDE P-CHANNEL METAL-NITRIDE-OXIDE-SILICON TRANSISTORS
    MAES, HE
    USMANI, SH
    [J]. JOURNAL OF APPLIED PHYSICS, 1983, 54 (04) : 1937 - 1949
  • [34] Characterization of traps in the gate dielectric of amorphous and nanocrystalline silicon thin-film transistors by 1/f noise
    Ioannidis, E. G.
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Templier, F.
    Kamarinos, G.
    [J]. JOURNAL OF APPLIED PHYSICS, 2010, 108 (10)
  • [35] Impact of scaling down on 1/f noise in MOSFETs
    Valenza, M
    Hoffmann, A
    Laigle, A
    Rigaud, D
    Marin, M
    [J]. NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 29 - 43
  • [36] 1/f noise in pentacene organic thin film transistors
    Necliudov, PV
    Rumyantsev, SL
    Shur, MS
    Gundlach, DJ
    Jackson, TN
    [J]. JOURNAL OF APPLIED PHYSICS, 2000, 88 (09) : 5395 - 5399
  • [37] A NEW METHOD TO FABRICATE THIN OXYNITRIDE OXIDE GATE DIELECTRIC FOR DEEP-SUBMICRON DEVICES
    MANCHANDA, L
    WEBER, GR
    KIM, YO
    FELDMAN, LC
    MORYIA, N
    WEIR, BE
    KISTLER, RC
    GREEN, ML
    BRASEN, D
    [J]. MICROELECTRONIC ENGINEERING, 1993, 22 (1-4) : 69 - 72
  • [38] 1/f noise in the tunneling current of thin gate oxides
    Alers, GB
    Monroe, D
    Krisch, KS
    Weir, BE
    Chang, AM
    [J]. MATERIALS RELIABILITY IN MICROELECTRONICS VI, 1996, 428 : 311 - 315
  • [39] Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies
    Paolo Rossi
    Francesco Svelto
    Andrea Mazzanti
    Pietro Andreani
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 42 (1) : 31 - 36
  • [40] Reduced impact of induced gate noise on inductively degenerated LNAs in deep submicron CMOS technologies
    Rossi, P
    Svelto, F
    Mazzanti, A
    Andreani, P
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (01) : 31 - 36