Thermal Modeling of 3-D Stacked DRAM Over SiGe HBT BiCMOS CPU

被引:0
|
作者
Clarke, Ryan [1 ]
Jacob, Philip [2 ]
Erdogan, Okan [3 ]
Belemijian, Paul [4 ]
Raman, Srikumar [1 ]
Leroy, Mitchell R. [1 ]
Neogi, Tuhin Guha [5 ]
Kraft, Russell P. [1 ]
Borca-Tasciuc, Diana-Andra [6 ]
McDonald, John F. [1 ]
机构
[1] Rensselaer Polytech Inst, Ctr Integrated Elect, Troy, NY 12180 USA
[2] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[3] Istanbul Tech Univ, Natl High Performance Ctr Turkey, TR-34469 Istanbul, Turkey
[4] Naval Res Lab, Baltimore, MD 21227 USA
[5] GlobalFoundries, Malta, NY 12020 USA
[6] Rensselaer Polytech Inst, Dept Mech Aerosp & Nucl Engn, Troy, NY 12180 USA
来源
IEEE ACCESS | 2015年 / 3卷
基金
美国国家科学基金会;
关键词
Microprocessors; memory; simulation; modeling; Moore's law; 3D IC; thermal management; thermal analysis; DIAMOND; CONDUCTIVITY;
D O I
10.1109/ACCESS.2015.2396474
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We have previously evaluated the feasibility of a serial code accelerator core with 3-D DRAM stacked on the core operating at high frequencies. While operating at such high frequencies (> 24 GHz), there are concerns with removing heat from the 3-D stack. We propose the use of thin diamond sheets, which have high thermal conductivity, as a heat spreader by bonding it close to the processor core substrate and memory stacks. We show, through thermal modeling using COMSOL finite-element analysis tools, the feasibility of diamond as an effective heat spreader in a processor-memory 3-D stack.
引用
收藏
页码:43 / 54
页数:12
相关论文
共 50 条
  • [11] Single event transient characterization of SiGe HBT by SPA experiment and 3-D process simulation
    Pan XiaoYu
    Guo HongXia
    Feng YaHui
    Liu YiNong
    Zhang JinXin
    Li Zhuang
    Luo YinHong
    Zhang FengQi
    Wang Tan
    Zhao Wen
    Ding LiLi
    Xu JingYan
    SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2022, 65 (05) : 1193 - 1205
  • [12] Single event transient characterization of SiGe HBT by SPA experiment and 3-D process simulation
    XiaoYu Pan
    HongXia Guo
    YaHui Feng
    YiNong Liu
    JinXin Zhang
    Zhuang Li
    YinHong Luo
    FengQi Zhang
    Tan Wang
    Wen Zhao
    LiLi Ding
    JingYan Xu
    Science China Technological Sciences, 2022, 65 : 1193 - 1205
  • [13] Single event transient characterization of SiGe HBT by SPA experiment and 3-D process simulation
    PAN XiaoYu
    GUO HongXia
    FENG YaHui
    LIU YiNong
    ZHANG JinXin
    LI Zhuang
    LUO YinHong
    ZHANG FengQi
    WANG Tan
    ZHAO Wen
    DING LiLi
    XU JingYan
    Science China Technological Sciences, 2022, 65 (05) : 1193 - 1205
  • [14] Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM
    Lee, Kang-Wook
    Bea, Ji-Chel
    Murugesan, Mariappan
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [15] 3-D THz Tomography with an InP HBT Signal Source and a SiGe HBT Imaging Receiver Operating near 300 GHz
    Yoon, Daekeun
    Yun, Jongwon
    Kim, Jungsoo
    Song, Kiryong
    Kaynak, Mehmet
    Tillack, Bernd
    Rieh, Jae-Sung
    2015 40TH INTERNATIONAL CONFERENCE ON INFRARED, MILLIMETER AND TERAHERTZ WAVES (IRMMW-THZ), 2015,
  • [16] Inductance Modeling of Interconnections in 3-D Stacked-Chip Packaging
    Qu, Chenbing
    Liu, Yang
    Liu, Xiaoxian
    Zhu, Zhangming
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (04) : 281 - 283
  • [17] Thermal Modeling of the Non-Linear Thermal Resistance of the SiGe HBT using the HICUM Model
    Shah, Valay D.
    Carter, Ronald L.
    Davis, W. Alan
    Russell, Howard T.
    Chen, Wei
    Krakowski, Tracey L.
    2016 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2016,
  • [18] Advanced 3-D stacked technology
    Fillion, R
    Wojnarowski, R
    Kapusta, C
    Saia, R
    Kwiatkowski, K
    Lyke, J
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 13 - 18
  • [19] TSV Technology and Challenges for 3D Stacked DRAM
    Lee, Chang Yeol
    Kim, Sungchul
    Jun, Hongshin
    Kim, Kyung Whan
    Hong, Sung Joo
    2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
  • [20] 3-D Stacked Technology of DRAM-Logic Controller Using Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Lin, Yu-Min
    Chen, Shang-Chun
    Chang, Hsiang-Hung
    Chang, Tao-Chih
    Lo, Wei-Chung
    Lin, Chien-Chung
    Chou, Yung-Fa
    Kwai, Ding-Ming
    Kao, Ming-Jer
    Chen, Kuan-Neng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 396 - 402