Thermal Modeling of 3-D Stacked DRAM Over SiGe HBT BiCMOS CPU

被引:0
|
作者
Clarke, Ryan [1 ]
Jacob, Philip [2 ]
Erdogan, Okan [3 ]
Belemijian, Paul [4 ]
Raman, Srikumar [1 ]
Leroy, Mitchell R. [1 ]
Neogi, Tuhin Guha [5 ]
Kraft, Russell P. [1 ]
Borca-Tasciuc, Diana-Andra [6 ]
McDonald, John F. [1 ]
机构
[1] Rensselaer Polytech Inst, Ctr Integrated Elect, Troy, NY 12180 USA
[2] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[3] Istanbul Tech Univ, Natl High Performance Ctr Turkey, TR-34469 Istanbul, Turkey
[4] Naval Res Lab, Baltimore, MD 21227 USA
[5] GlobalFoundries, Malta, NY 12020 USA
[6] Rensselaer Polytech Inst, Dept Mech Aerosp & Nucl Engn, Troy, NY 12180 USA
来源
IEEE ACCESS | 2015年 / 3卷
基金
美国国家科学基金会;
关键词
Microprocessors; memory; simulation; modeling; Moore's law; 3D IC; thermal management; thermal analysis; DIAMOND; CONDUCTIVITY;
D O I
10.1109/ACCESS.2015.2396474
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We have previously evaluated the feasibility of a serial code accelerator core with 3-D DRAM stacked on the core operating at high frequencies. While operating at such high frequencies (> 24 GHz), there are concerns with removing heat from the 3-D stack. We propose the use of thin diamond sheets, which have high thermal conductivity, as a heat spreader by bonding it close to the processor core substrate and memory stacks. We show, through thermal modeling using COMSOL finite-element analysis tools, the feasibility of diamond as an effective heat spreader in a processor-memory 3-D stack.
引用
收藏
页码:43 / 54
页数:12
相关论文
共 50 条
  • [1] Analysis of Propagation Delay in 3-D Stacked DRAM
    Kannan, Sukeshwar
    Kim, Bruce
    Cho, Sang-Bock
    Ahn, Byoungchul
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1839 - 1842
  • [2] Amdahl's Figure of Merit, SiGe HBT BiCMOS, and 3D Chip Stacking
    Jacobs, Phil
    Zia, Aamir
    Erdogan, Okan
    Belemjian, Paul
    Jin, Peng
    Kim, Jin Woo
    Chu, Mike
    Kraft, Russ
    McDonald, John F.
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 202 - 207
  • [3] 3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability
    Lim, Jaeil
    Lim, Hyunyul
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (09) : 1455 - 1466
  • [4] Fast, Ring-Based Design of 3-D Stacked DRAM
    Douglass, Andrew J.
    Khatri, Sunil P.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (08) : 1731 - 1741
  • [5] Optimizing Energy Efficiency of 3-D Multicore Systems with Stacked DRAM under Power and Thermal Constraints
    Meng, Jie
    Kawakami, Katsutoshi
    Coskun, Ayse K.
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 648 - 655
  • [6] D-band Stacked Amplifiers based on SiGe BiCMOS Technology
    Yun, Jongwon
    Kim, Hyunchul
    Song, Kiryong
    Rieh, Jae-Sung
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (02) : 276 - 279
  • [7] Modeling TSV Open Defects in 3D-Stacked DRAM
    Jiang, Li
    Liu, Yuxi
    Duan, Lian
    Xie, Yuan
    Xu, Qiang
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [8] Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches
    Li, Dawei
    Zhang, Kaicheng
    Guliani, Akhil
    Ogrenci-Memik, Seda
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [9] A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation
    Chen, Xianmin
    Jha, Niraj K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1649 - 1662
  • [10] 3-D thermal modeling of FinFET
    Joshi, RV
    Pascual-Gutiérrez, JA
    Chuang, CT
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 77 - 80