3-D thermal modeling of FinFET

被引：0

作者：

Joshi, RV ^{[1
]}

Pascual-Gutiérrez, JA ^{[1
]}

Chuang, CT ^{[1
]}

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2005年

关键词：

D O I：

10.1109/ESSDER.2005.1546589

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents three-dimensional thermal simulations using Fourier's law for multi-finger FinFET devices at 90 nm, 65 nm, and 45 nm technology nodes using measured/extracted thermal resistance of thin Si film from real nanoscale devices for the first time. It is shown that the thermal resistance of thin Si film in the channel region increases (by factor of 3-4) compared to bulk due to phonon boundary scattering and phonon confinement. The simulation results are discussed and compared with homologous single-gate devices to conclude the graver thermal challenges FinFETs pose in the design of integrated circuits.

引用

页码：77 / 80

页数：4

共 50 条

[1] 3-D simulation of FINFET
Liu, Enfeng
Liu, Xiaoyan
Han, Ruqi
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2002, 23 (09): : 909 - 913
[2] FinFET design considerations based on 3-D simulation and analytical modeling
Pei, G
Kedzierski, J
Oldiges, P
Ieong, M
Kan, ECC
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1411 - 1419
[3] 3-D numerical modeling and simulation of nanoscale FinFET for the application in ULSI circuits
Ramesh, R.
Madheswaran, M.
Kannan, K.
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2011, 44 (01): : 80 - 86
[4] 3-D modeling
McHugh, Randy
Printed Circuit Design, 1998, 15 (02):
[5] Modeling thermal stresses in 3-D IC interwafer interconnects
Zhang, Jing
Bloomfield, Max O.
Lu, Jian-Qiang
Gutmann, Ronald J.
Cale, Timothy S.
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (04) : 437 - 448
[6] 3-D Modeling of Common Mode Choke for Thermal Analysis
Liu, Yong
See, Kye Yak
Simanjorang, Rejeki
2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2017, : 79 - 81
[7] Simulation Study of a 3-D Device Integrating FinFET and UTBFET
Fahad, Hossain M.
Hu, Chenming
Hussain, Muhammad M.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 83 - 87
[8] Thermal SPICE Modeling of FinFET and BEOL Considering Frequency-Dependent Transient Response, 3-D Heat Flow, Boundary/Alloy Scattering, and Interfacial Thermal Resistance
Chung, Chia-Che
Lin, H. H.
Wan, W. K.
Yang, M. -T.
Liu, C. W.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (06) : 2710 - 2714
[9] Thermal Modeling and Analysis for 3-D ICs With Integrated Microchannel Cooling
Mizunuma, Hitoshi
Lu, Yi-Chang
Yang, Chia-Lin
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (09) : 1293 - 1306
[10] 3-D thermal analysis
Electronic Packaging and Production, 1994, 34 (12):

← 1 2 3 4 5 →