A Low Voltage CMOS Analog Multiplier With High Linearity

被引：2

作者：

Miremadi, Amir H. ^{[1
]}

Ayatollahi, Ahmad ^{[2
]}

Abrishamifar, Adib ^{[2
]}

Siadatan, Alireza ^{[1
]}

机构：

[1] Islamic Azad Univ, West Tehran Branch, Dept Elect Engn, Tehran, Iran

[2] Iran Univ Sci & Tech, Dept Elect Engn, Tehran, Iran

来源：

2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年

关键词：

4-QUADRANT;

D O I：

10.1109/ECCTD.2009.5274936

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a single low-voltage CMOS analog multiplier with high-linearity, low total harmonic distortion and low-power consumption. It consists of four voltage adders, four nullors and a multiplier core. The proposed circuit is simulated with HSPICE and simulation results have shown that, under single 1V supply voltage, the circuit has smaller than 0.65% linearity error and 0.36% THD under the maximum-scale input 400mVp-p at both inputs. The quiescent power consumption is 120 mu W and the -3dB bandwidth is 30MHz.

引用

页码：257 / +

页数：2

共 50 条

[31] Single low-supply and low-distortion CMOS analog multiplier
Prommee, P
Somdunyakanok, M
Angkaew, K
Jodtang, A
Dejhan, K
[J]. International Symposium on Communications and Information Technologies 2005, Vols 1 and 2, Proceedings, 2005, : 242 - 245
[32] CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators
Sobrinho de Sousa, Antonio Jose
de Andrade, Fabian
dos Santos, Hildeloi
Goncalves, Gabriele
Pereira, Maicon Deivid
Santana, Edson
Cunha, Ana Isabela
[J]. 2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
[33] Low Voltage CMOS Active Inductor with Bandwidth and Linearity Improvement
Meharde, Priya
Niranjan, Vandana
Kumar, Ashwni
[J]. 2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 79 - 83
[34] Design of a Low-Voltage CMOS Mixer with Improved Linearity
Gou, J.
Xu, X-Y.
Huang, X-G.
[J]. 17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
[35] Low supply voltage high speed CMOS current mirror for analog design
Gabbouj, Honda Bdiri
Hassen, Nejib
Besbes, Kamel
[J]. 2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 174 - +
[36] Low-voltage CMOS four-quadrant multiplier
Liu, SI
Chang, CC
[J]. ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
[37] Low-voltage four-quadrant analog multiplier
Motamed, A
Hwang, C
Ismail, M
[J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
[38] LOW-VOLTAGE CMOS 4-QUADRANT MULTIPLIER
LIU, SI
[J]. ELECTRONICS LETTERS, 1994, 30 (25) : 2125 - 2126
[39] Compact low voltage four quadrant CMOS current multiplier
Ravindran, A
Ramarao, K
Vidal, E
Ismail, M
[J]. ELECTRONICS LETTERS, 2001, 37 (24) : 1428 - 1429
[40] A chopper stabilized CMOS analog multiplier with ultra low DC offsets
Hadiashar, Ali
Dawson, Joel L.
[J]. ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 364 - +

← 1 2 3 4 5 →