Built-in self-test and defect tolerance in molecular electron ics-based nanofabrics

被引:5
|
作者
Wang, Zhangle [1 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
关键词
nanotechnology; nanofabric; BIST; defect tolerance; molecular electronics; CAEN; chemically assembled; reconfiguration;
D O I
10.1007/s10836-006-0550-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a built-in self-test (BIST) procedure for nanofabrics implemented using chemically assembled electronic nanotechnology. Several fault detection configurations are presented to target stuck-at faults, shorts, opens, and connection faults in nanoblocks and switchblocks. The detectability of multiple faults in blocks within the nanofabric is also considered. We present an adaptive recovery procedure through which we can identify defect-free nanoblocks and switchblocks in the nanofabric-under-test. The proposed BIST, recovery, and defect tolerance procedures are based on the reconfiguration of the nanofabric to achieve complete fault coverage for different types of faults. We show that a large fraction of defect-free blocks can be recovered using a small number of BIST configurations. We also present simple bounds on the recovery that can be achieved for a given defect density. Simulation results are presented for various nanofabric sizes, different defect densities, and for random and clustered defects. The proposed BIST procedure is well suited for regular and dense architectures that have high defect densities.
引用
收藏
页码:145 / 161
页数:17
相关论文
共 50 条
  • [1] Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics
    Zhanglei Wang
    Krishnendu Chakrabarty
    Journal of Electronic Testing, 2007, 23 : 145 - 161
  • [2] Defect tolerance for molecular electronics-based nanoFabrics using built-in self-test procedure
    Tehranipoor, M
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 305 - 313
  • [3] Built-in self-test of molecular electronics-based nanofabrics
    Wang, ZL
    Chakrabarty, K
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 168 - 173
  • [4] Built-in self-test and recovery procedures for molecular electronics-based nanofabrics
    Tehranipoor, Mohammad
    Rad, Reza M. P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (05) : 943 - 958
  • [5] Built-in self-test
    Zorian, Yervant
    Microelectronic Engineering, 1999, 49 (01): : 135 - 138
  • [6] Built-in self-test
    Zorian, Y
    MICROELECTRONIC ENGINEERING, 1999, 49 (1-2) : 135 - 138
  • [7] Built-In Self-Test for Interposer-Based 2.5D ICs
    Wang, Ran
    Chakrabarty, Krishnendu
    Bhawmik, Sudipta
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 174 - 181
  • [8] On Built-In Self-Test for Adders
    Pulukuri, Mary D.
    Stroud, Charles E.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 343 - 346
  • [9] BUILT-IN SELF-TEST STRUCTURES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 29 - 36
  • [10] Economics of built-in self-test
    Ungar, LY
    Ambler, T
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05): : 70 - 79