A flip chip packaged limiting amplifier with data rate of 10 Gb/s

被引:0
|
作者
Ju, CW [1 ]
Pack, KH
Lee, HT
Hyun, YC
机构
[1] Elect & Telecommun Res Inst, Basic Res Lab, Wireless Commun Devices Dept, Taejon 305350, South Korea
[2] Chungbuk Natl Univ, Dept Elect Engn, Chungju 561756, South Korea
关键词
flip chip; wafer level package; limiting amplifier;
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A 10 Gb/s limiting amplifier IC with the emitter area of 1.5 x 10 mum(2) for optical transmission system was designed and fabricated with a AlGaAs/GaAs HBTs technology. In this study, we evaluated fine pitch bump using WL-CSP (Wafer Level-Chip Scale Packaging) instead of conventional wire bonding for interconnection. To study the effect of WL-CSP, electricial performance was measured and analyzed in wafer and package module using WL-CSP. In a package module, clear and wide eye diagram openings were observed and the rise/fall times were about 90 ps, and the out put voltage swing was limited to 650 mV(p-p) with input voltage ranging from 50 to 500 mV. The Small signal gains in wafer and package module were 11.2 dB and 11.4 dB at 10 GHz respectively. It was found that the difference of small signal gain in wafer and package module was less then 0.2 dB up to 10 GHz. But, the characteristics of return loss were improved in the package module. This is due to the short interconnection length by WL-CSP. In this study, we developed fine pitch bump with the 40 mum diameter and 100 mum pitch using the WL-CSP process. So, the WL-CSP process can be used for millimeter wave GaAs MMIC with the fine pitch pad.
引用
下载
收藏
页码:S574 / S578
页数:5
相关论文
共 50 条
  • [1] A packaged limiting amplifier with data rates of 20-Gb/s
    Lee, TW
    Park, SH
    Lee, JM
    Min, BG
    Park, MP
    Song, JH
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S1080 - S1083
  • [2] 11 Gb/s limiting amplifier flip-chip assembled in a BGA package
    Titus, Ward S.
    2007 IEEE SARNOFF SYMPOSIUM, 2007, : 152 - 156
  • [3] A flip-chip-packaged InPHBT transimpedance amplifier for 40-Gb/s optical link applications
    Ju, Chul-Won
    Lee, Jong-Min
    Kim, Seong-Il
    Min, Byoung-Gue
    Lee, Kyung-Ho
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 50 (03) : 862 - 865
  • [4] 10 Gb/s CMOS limiting amplifier for optical links
    Tao, R
    Berroth, M
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 285 - 287
  • [5] Speed it up to 10 Gb/s and flip chip it:: VCSELs today
    Grabherr, M
    Wiedenmann, D
    King, R
    Jäger, R
    Schneider, B
    VERTICAL-CAVITY SURFACE-EMITTING LASERS VI, 2002, 4649 : 11 - 18
  • [6] 10Gb/s CMOS limiting amplifier for optical transmission systems
    Huang, HY
    Wen, JC
    Sun, LL
    IEEE 2005 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS PROCEEDINGS, VOLS 1 AND 2, 2005, : 859 - 862
  • [7] 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier
    Fan Chao
    Chen Tangsheng
    Yang Lijie
    Feng Ou
    Jiao Shilong
    Wu Yunfeng
    Ye Yutang
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [8] 10 Gb/s OEIC optical receiver front-end and 3.125 Gb/s PHEMT limiting amplifier
    范超
    陈堂胜
    杨立杰
    冯欧
    焦世龙
    吴云峰
    叶玉堂
    Journal of Semiconductors, 2009, 30 (10) : 108 - 111
  • [9] CPW MMIC power amplifier design for flip-chip packaged power amplifiers
    Wong, Alex
    McAdoo, Kyle
    Linton, David
    IEEE High Frequency Postgraduate Student Colloquium, 2000, : 32 - 37
  • [10] CPW MMIC power amplifier design for flip-chip packaged power amplifiers
    Wong, A
    McAdoo, K
    Linton, D
    2000 HIGH FREQUENCY POSTGRADUATE STUDENT COLLOQUIUM, 2000, : 32 - 37