A flip chip packaged limiting amplifier with data rate of 10 Gb/s

被引:0
|
作者
Ju, CW [1 ]
Pack, KH
Lee, HT
Hyun, YC
机构
[1] Elect & Telecommun Res Inst, Basic Res Lab, Wireless Commun Devices Dept, Taejon 305350, South Korea
[2] Chungbuk Natl Univ, Dept Elect Engn, Chungju 561756, South Korea
关键词
flip chip; wafer level package; limiting amplifier;
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A 10 Gb/s limiting amplifier IC with the emitter area of 1.5 x 10 mum(2) for optical transmission system was designed and fabricated with a AlGaAs/GaAs HBTs technology. In this study, we evaluated fine pitch bump using WL-CSP (Wafer Level-Chip Scale Packaging) instead of conventional wire bonding for interconnection. To study the effect of WL-CSP, electricial performance was measured and analyzed in wafer and package module using WL-CSP. In a package module, clear and wide eye diagram openings were observed and the rise/fall times were about 90 ps, and the out put voltage swing was limited to 650 mV(p-p) with input voltage ranging from 50 to 500 mV. The Small signal gains in wafer and package module were 11.2 dB and 11.4 dB at 10 GHz respectively. It was found that the difference of small signal gain in wafer and package module was less then 0.2 dB up to 10 GHz. But, the characteristics of return loss were improved in the package module. This is due to the short interconnection length by WL-CSP. In this study, we developed fine pitch bump with the 40 mum diameter and 100 mum pitch using the WL-CSP process. So, the WL-CSP process can be used for millimeter wave GaAs MMIC with the fine pitch pad.
引用
收藏
页码:S574 / S578
页数:5
相关论文
共 50 条
  • [21] A flip-chip packaged coplanar 94 GHz amplifier module with efficient suppression of parasitic substrate effects
    Tessmann, A
    Riessle, M
    Kudszus, S
    Massler, H
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2004, 14 (04) : 145 - 147
  • [22] A 10-Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback
    Huang, Huei-Yan
    Chien, Jun-Chau
    Lu, Liang-Hung
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (05) : 1111 - 1120
  • [23] A 10-Gb/s Inductorless Transimpedance Amplifier
    Momeni, Omeed
    Hashemi, Hossein
    Afshari, Ehsan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 926 - 930
  • [24] BiCMOS amplifier for 10 Gb/s optical receiver
    Cheng, Li
    Fan, Han-Hua
    Zhi, Wan-Jiang
    Wang, Ling
    Yi, Ting-Rong
    Wang, Zhen-Yu
    Bandaoti Guangdian/Semiconductor Optoelectronics, 2008, 29 (02): : 235 - 238
  • [25] Low-crosstalk 10-Gb/s flip-chip array module for parallel optical interconnects
    Park, SH
    Park, SM
    Park, HH
    Park, CS
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2005, 17 (07) : 1516 - 1518
  • [26] A Feasibility Study of Flip-Chip Packaged Gallium Nitride HEMTs on Organic Substrates for Wideband RF Amplifier Applications
    Pavlidis, Spyridon
    Ulusoy, A. Cagri
    Khan, Wasif T.
    Chlieh, Outmane Lemtiri
    Gebara, Edward
    Papapolymerou, John
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2293 - 2298
  • [27] 10-Gb/s RZ-DPSK transmitter using a saturated SOA as a power booster and limiting amplifier
    Wei, X
    Su, YK
    Liu, X
    Leuthold, J
    Chandrasekhar, S
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2004, 16 (06) : 1582 - 1584
  • [28] 1.25 Gb/s low power CMOS limiting amplifier for optical receiver
    Jun, T
    Wang, ZG
    Liang, BL
    Hu, Y
    Yi, S
    Zheng, YD
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1469 - 1471
  • [29] A 20 Gb/s Limiting Amplifier in 65nm CMOS Technology
    He, Rui
    Xu, Jianfei
    Yan, Na
    Hao, Min
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [30] Packaged 43-Gb/s clock and data recovery IC
    Lao, Z
    Guinn, K
    Delaney, M
    Jensen, J
    Sokolich, M
    Thomas, S
    Fields, C
    2005 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST, 2005, : 29 - 32