共 50 条
- [3] Multi-TAP Architecture for IP Core Testing and Debugging on Network-On-Chip [J]. 2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 697 - 700
- [4] Performance and Energy Evaluation of Network-On-Chip Infrastructure [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 848 - 852
- [5] A Network-on-Chip Monitoring Infrastructure for Communication-centric Debug of Embedded Multi-Processor SoCs [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 183 - 186
- [7] Online Path-based Test Method for Network-on-Chip [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
- [8] Mapping of IP cores to network-on-chip architectures based on traffic loads [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 874 - 877
- [10] Particle Swarm Optimization Based Technique For Network-on-Chip Testing [J]. 2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 66 - 69