An Infrastructure IP for online testing of network-on-chip based SoCs

被引:0
|
作者
Bhojwani, Praveen [1 ]
Mahapatra, Rabi N. [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To address the reliability concerns that affect the lifetime of complex systems-on-a-chip (SoC) designs, a concurrent on-line SoC test scheme is essential to circumvent the prohibitive costs - test time and test power - associated with off-line SoC test. A Test Infrastructure IP (TI-IP) is deployed within the network-on-chip (NoC) based SoC design to provide on-line test support while managing the intrusion of test into the executing applications within the system. This research describes the architecture and operation of a TI-TP capable of testing SoCs and demonstrates its operation in two SoC test configurations developed using research domain application and test benchmarks.
引用
收藏
页码:867 / +
页数:2
相关论文
共 50 条
  • [1] Robust concurrent online testing of network-on-chip-based, SoCs
    Bhojwani, Praveen S.
    Mahapatra, Rabi N.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1199 - 1209
  • [2] Model Based Testing of a Network-on-Chip Component
    Tsiopoulos, Leonidas
    Satpathy, Manoranjan
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 253 (02) : 101 - 116
  • [3] Multi-TAP Architecture for IP Core Testing and Debugging on Network-On-Chip
    Rajagopal, R. S.
    Nadi, M. S.
    Ooi, C. Y.
    Marsono, M. N.
    [J]. 2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 697 - 700
  • [4] Performance and Energy Evaluation of Network-On-Chip Infrastructure
    Kiran
    Solanki, Kamna
    [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 848 - 852
  • [5] A Network-on-Chip Monitoring Infrastructure for Communication-centric Debug of Embedded Multi-Processor SoCs
    Vermeulen, Bart
    Goossens, Kees
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 183 - 186
  • [6] Network-on-Chip interconnect for pairing-based cryptographic IP cores
    English, Tom
    Popovici, Emanuel
    Keller, Maurice
    Marnane, W. P.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (01) : 95 - 108
  • [7] Online Path-based Test Method for Network-on-Chip
    Zhan, Junkai
    Huang, Letian
    Wang, Junshi
    Ebrahimi, Masoumeh
    Li, Qiang
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [8] Mapping of IP cores to network-on-chip architectures based on traffic loads
    Wu, CM
    Chi, HC
    Lee, MC
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 874 - 877
  • [9] Testing network-on-chip communication fabrics
    Grecu, Cristian
    Ivanov, Andre
    Saleh, Resve
    Pande, Partha P.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (12) : 2201 - 2214
  • [10] Particle Swarm Optimization Based Technique For Network-on-Chip Testing
    Manna, Kanchan
    Khaitan, Paras
    Chattopadhyay, Santanu
    Sengupta, Indranil
    [J]. 2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 66 - 69