Particle Swarm Optimization Based Technique For Network-on-Chip Testing

被引：0

作者：

Manna, Kanchan ^{[1
]}

Khaitan, Paras ^{[1
]}

Chattopadhyay, Santanu ^{[1
]}

Sengupta, Indranil ^{[1
]}

机构：

[1] Indian Inst Technol Kharagpur, Sch Informat Technol, Kharagpur 721302, W Bengal, India

来源：

2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT) | 2012年

关键词：

WRAPPER;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Network-on-Chip (NoC) has emerged as a viable solution for the modern SoC design. It has guaranteed the reusability, scalability and parallelism in communication. Reuse of NoC as a test access mechanism reduces the testing cost. In this paper we present a Particle Swarm Optimization based technique to solve the test scheduling problem of NoC. In this method we have considered deterministic routing to establish the path for each core. Experimental results show that our approach requires less test time compared to other heuristics.

引用

页码：66 / 69

页数：4

共 50 条

[1] Preemptive Test Scheduling for Network-on-Chip Using Particle Swarm Optimization
Manna, Kanchan
Singh, Shailesh
Chattopadhyay, Santanu
Sengupta, Indranil
[J]. VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 74 - 82
[2] Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization
Sahu, Pradip Kumar
Shah, Tapan
Manna, Kanchan
Chattopadhyay, Santanu
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 300 - 312
[3] Application Mapping onto Mesh Structured Network-on-Chip using Particle Swarm Optimization
Sahu, Pradip Kumar
Venkatesh, Putta
Gollapalli, Sunilraju
Chattopadhyay, Santanu
[J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 335 - 336
[4] Application Mapping onto Mesh-of-Tree based Network-on-Chip using Discrete Particle Swarm Optimization
Sahu, Pradip Kumar
Sharma, Ashish
Chattopadhyay, Santanu
[J]. 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 172 - 176
[5] Dynamic adaptive discrete particle swarm optimization algorithm based method on low-power mapping in network-on-chip
[J]. 1600, Editorial Board of Journal on Communications (37):
[6] Model Based Testing of a Network-on-Chip Component
Tsiopoulos, Leonidas
Satpathy, Manoranjan
[J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 253 (02) : 101 - 116
[7] CDMA Technique for Network-on-Chip
El Badry, Ahmed A.
Abd El Ghany, Mohamed A.
[J]. 2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 163 - 166
[8] Fault-Tolerant Network-on-Chip Design for Mesh-of-Tree Topology Using Particle Swarm Optimization
Bhanu, P. Veda
Kulkarni, Pranav
Jain, Sarthak
Soumya, J.
Cenkarmaddi, Linga Reddy
Idsoe, Henning
[J]. PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2384 - 2389
[9] Butterfly-Fat-Tree Topology-Based Fault-Tolerant Network-on-Chip Design Using Particle Swarm Optimization
Bhanu, P. Veda
Kulkarni, Pranav Venkatesh
Kumar, U. Anil
Soumya, J.
[J]. HARMONY SEARCH AND NATURE INSPIRED OPTIMIZATION ALGORITHMS, 2019, 741 : 1165 - 1175
[10] Testing network-on-chip communication fabrics
Grecu, Cristian
Ivanov, Andre
Saleh, Resve
Pande, Partha P.
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (12) : 2201 - 2214

← 1 2 3 4 5 →