Trinary magnitude comparator using SLM based Savart plate

被引：3

作者：

Bhattacharya, Animesh ^{[1
]}

Das, Shyandeep ^{[1
]}

Sarkar, Arijit ^{[1
]}

Bose, Nabanita ^{[1
]}

Ghosh, Amal K. ^{[1
]}

机构：

[1] Netaji Subhash Engn Coll, Dept Appl Elect & Instrumentat Engn, Kolkata 700152, India

来源：

OPTOELECTRONICS LETTERS | 2019年 / 15卷 / 06期

关键词：

LIGHT-MODULATOR SLM; LOGIC; BINARY;

D O I：

10.1007/s11801-019-9029-x

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

The demand of present technology inviting the popularity of multivalued optical computation system to coup up with the latest scenario of ultrahigh processing speed and handling large amount of data The magnitude comparator is the heart of the arithmetic and logic unit (ALU) in any logical processing and computing system. In this paper, a trinary magnitude comparator circuit has been proposed and implemented with modified trinary number (MTN) system. Optical tree architecture (OTA) of the proposed circuit has been realized reasonably using Savart plate and spatial light modulators (SLM). A simulation algorithm has also been developed and implemented to prove the authenticity of the proposed circuit through the simulation.

引用

页码：415 / 419

页数：5

共 50 条

[41] Comparative Analysis of a 2-bit Magnitude Comparator using various High Performance Techniques
Sharma, Geetanjali
Arora, Hiten
Chawla, Jitesh
Ramzai, Juhi
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 79 - 83
[42] Research of Damage Imaging Algorithm in Plate Based on Signal Magnitude
Luo, Cong
Li, Peijiang
Zhu, Xiaojin
Deng, Fei
LIFE SYSTEM MODELING AND SIMULATION, 2014, 461 : 319 - 328
[43] Interpolation based dual image reversible data hiding using trinary encoding
Shastri, Shounak
Thanikaiselvan, V.
MULTIMEDIA TOOLS AND APPLICATIONS, 2023, 83 (1) : 349 - 366
[44] Realization of Optical Digital Magnitude Comparator Using Electro-Optic Effect Based Cascaded Mach-Zehnder Interferometer Structure
Kumar, Ajay
Raghuwanshi, Sanjeev Kumar
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2015, 10 (06) : 773 - 782
[45] Interpolation based dual image reversible data hiding using trinary encoding
Shounak Shastri
V. Thanikaiselvan
Multimedia Tools and Applications, 2024, 83 : 349 - 366
[46] Implementation of Digital Magnitude Comparator Circuit on Memristor Crossbar Array Using Memristor-Aided Logic
Haron, Adib
Ruslan, Hakim
Osman, Nazmie
Mutalib, Syed
Idros, Faizul
PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON ELECTRONIC DEVICES, SYSTEMS AND APPLICATIONS (ICEDSA2020), 2020, 2306
[47] All-Optical Single Bit Magnitude Comparator using the Micro-Ring Resonator Structure
Kumar, Rajiv
Kumar, Niranjan
Singh, Poonam
Kumar, Ajay
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 780 - 783
[48] SR-GDI CNTFET-based magnitude comparator for new generation of programmable integrated circuits
Shiri, Nabiollah
Sadeghi, Ayoub
Rafiee, Mahmood
Bigonah, Maryam
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) : 1511 - 1536
[49] Adiabatic Logic Based Energy Efficient Architecture of 1-Bit Magnitude Comparator for IoT Applications
Sanadhya, Minakshi
Sharma, Devendra Kumar
JOURNAL OF INTERNET TECHNOLOGY, 2022, 23 (07): : 1643 - 1649
[50] Reversible logic-based magnitude comparator (RMC) circuit using modified-GDI technique for motion detection applications in image processing
Abiri, Ebrahim
Darabi, Abdolreza
MICROPROCESSORS AND MICROSYSTEMS, 2020, 72

← 1 2 3 4 5 →