Trinary magnitude comparator using SLM based Savart plate

被引:3
|
作者
Bhattacharya, Animesh [1 ]
Das, Shyandeep [1 ]
Sarkar, Arijit [1 ]
Bose, Nabanita [1 ]
Ghosh, Amal K. [1 ]
机构
[1] Netaji Subhash Engn Coll, Dept Appl Elect & Instrumentat Engn, Kolkata 700152, India
关键词
LIGHT-MODULATOR SLM; LOGIC; BINARY;
D O I
10.1007/s11801-019-9029-x
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The demand of present technology inviting the popularity of multivalued optical computation system to coup up with the latest scenario of ultrahigh processing speed and handling large amount of data The magnitude comparator is the heart of the arithmetic and logic unit (ALU) in any logical processing and computing system. In this paper, a trinary magnitude comparator circuit has been proposed and implemented with modified trinary number (MTN) system. Optical tree architecture (OTA) of the proposed circuit has been realized reasonably using Savart plate and spatial light modulators (SLM). A simulation algorithm has also been developed and implemented to prove the authenticity of the proposed circuit through the simulation.
引用
收藏
页码:415 / 419
页数:5
相关论文
共 50 条
  • [31] Design of 128-bit of Magnitude Comparator Using DPL Logic
    Patil, Rashmi
    Agarwal, Vanita
    2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
  • [32] Design of One-Bit Magnitude Comparator using Photonic Crystals
    Rathi S.
    Swarnakar S.
    Kumar S.
    Journal of Optical Communications, 2019, 40 (04) : 363 - 367
  • [33] Broadband light source shearing interferometer using Savart plate and angular scanning technique
    Lin, Shyh-Tsong
    Yeh, Sheng-Lih
    Hxieh, Minh-Han
    OPTICS LETTERS, 2012, 37 (11) : 1907 - 1909
  • [34] Design of One-Bit Magnitude Comparator Using Nonlinear Plasmonic Waveguide
    Santosh Kumar
    Lokendra Singh
    Sandip Swarnakar
    Plasmonics, 2017, 12 : 369 - 375
  • [35] Design of low power two bit magnitude comparator using adiabatic logic
    Kumar, Dinesh
    Kumar, Manoj
    2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 247 - 252
  • [36] Low Power - High Speed Magnitude Comparator Circuit Using 12 CNFETs
    Saini, Jitendra Kumar
    Srinivasulu, Avireni
    Kumawat, Renu
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 145 - 146
  • [37] Design of One-Bit Magnitude Comparator Using Nonlinear Plasmonic Waveguide
    Kumar, Santosh
    Singh, Lokendra
    Swarnakar, Sandip
    PLASMONICS, 2017, 12 (02) : 369 - 375
  • [38] A Novel Design of Cascading Serial Bit-Stream Magnitude Comparator Using QCA
    Ajitha, D.
    Ramanaiah, K. Venkata
    Sumalatha, V.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [39] Demonstration of photonic micro-ring resonator based digital bit magnitude comparator
    Law, Foo Kui
    Uddin, M. Rakib
    Hashim, Hasnul
    Won, Yong Hyub
    OPTICAL AND QUANTUM ELECTRONICS, 2019, 51 (01)
  • [40] Demonstration of photonic micro-ring resonator based digital bit magnitude comparator
    Foo Kui Law
    M. Rakib Uddin
    Hasnul Hashim
    Yong Hyub Won
    Optical and Quantum Electronics, 2019, 51