Tunnel field-effect transistor without gate-drain overlap

被引:355
|
作者
Verhulst, Anne S.
Vandenberghe, William G.
Maex, Karen
Groeseneken, Guido
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
关键词
D O I
10.1063/1.2757593
中图分类号
O59 [应用物理学];
学科分类号
摘要
Tunnel field-effect transistors are promising successors of metal-oxide-semiconductor field-effect transistors because of the absence of short-channel effects and of a subthreshold-slope limit. However, the tunnel devices are ambipolar and, depending on device material properties, they may have low on-currents resulting in low switching speed. The authors have generalized the tunnel field-effect transistor configuration by allowing a shorter gate structure. The proposed device is especially attractive for vertical nanowire-based transistors. As illustrated with device simulations, the authors' more flexible configuration allows of the reduction of ambipolar behavior, the increase of switching speed, and the decrease of processing complexity. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Investigation of Noise Characteristics in Gate-Source Overlap Tunnel Field-Effect Transistor
    Sinha, Sanjeet Kumar
    Chander, Sweta
    Chaudhary, Rekha
    SILICON, 2022, 14 (16) : 10661 - 10668
  • [2] Investigation of Noise Characteristics in Gate-Source Overlap Tunnel Field-Effect Transistor
    Sanjeet Kumar Sinha
    Sweta Chander
    Rekha Chaudhary
    Silicon, 2022, 14 : 10661 - 10668
  • [3] Trap characterization by gate-drain conductance and capacitance dispersion studies of an AlGaN/GaN heterostructure field-effect transistor
    Miller, EJ
    Dang, XZ
    Wieder, HH
    Asbeck, PM
    Yu, ET
    Sullivan, GJ
    Redwing, JM
    JOURNAL OF APPLIED PHYSICS, 2000, 87 (11) : 8070 - 8073
  • [4] Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor
    Chattopadhyay, Avik
    Mallik, Abhijit
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 677 - 683
  • [5] Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain
    Kim, Jang Hyun
    Kim, HyunWoo
    Shin, Seong-Su
    Kim, Sangwan
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6212 - 6216
  • [6] Reduction method of gate-to-drain capacitance by oxide spacer formation in tunnel field-effect transistor with elevated drain
    Kim, Dae Woong Kwon Jang Hyun
    Park, Euyhwan
    Lee, Junil
    Park, Taehyung
    Lee, Ryoongbin
    Kim, Sihyun
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (06)
  • [7] Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor
    Karmakar, Priyanka
    Sahu, P. K.
    SILICON, 2022, 14 (12) : 6729 - 6736
  • [8] Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor
    Priyanka Karmakar
    P. K. Sahu
    Silicon, 2022, 14 : 6729 - 6736
  • [9] A Novel Comb-Gate-Overlap-Source Tunnel Field-Effect Transistor Based on the Electric Field Fringe Effect
    Sun, Jiale
    Zhang, Yuming
    Lu, Hongliang
    Lyu, Zhijun
    Lu, Bin
    Zhu, Yi
    Dai, Shige
    Pan, Yuche
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (03) : 877 - 882
  • [10] TOAD Simulations of Double Gate Tunnel Field Effect Transistor with Spacer drain overlap base on Vertical Tunneling
    Singh, Sapna
    Chauhan, Sudakar Singh
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 1 - 4