Tunnel field-effect transistor without gate-drain overlap

被引:360
|
作者
Verhulst, Anne S.
Vandenberghe, William G.
Maex, Karen
Groeseneken, Guido
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
关键词
D O I
10.1063/1.2757593
中图分类号
O59 [应用物理学];
学科分类号
摘要
Tunnel field-effect transistors are promising successors of metal-oxide-semiconductor field-effect transistors because of the absence of short-channel effects and of a subthreshold-slope limit. However, the tunnel devices are ambipolar and, depending on device material properties, they may have low on-currents resulting in low switching speed. The authors have generalized the tunnel field-effect transistor configuration by allowing a shorter gate structure. The proposed device is especially attractive for vertical nanowire-based transistors. As illustrated with device simulations, the authors' more flexible configuration allows of the reduction of ambipolar behavior, the increase of switching speed, and the decrease of processing complexity. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [41] An improved tunnel field-effect transistor with an L-shaped gate and channel
    Nithin Abraham
    Rekha K. James
    Journal of Computational Electronics, 2020, 19 : 304 - 309
  • [42] Effects of drain doping concentration on switching characteristics of tunnel field-effect transistor inverters
    Kwon, Dae Woong
    Kim, Jang Hyun
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (11)
  • [43] Design and Performance Analysis of Gate Overlap Dual Material Tunnel Field Effect Transistor
    Buttol, S.
    Balaji, B.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (09): : 1773 - 1779
  • [44] Design and Performance Analysis of Gate Overlap Dual Material Tunnel Field Effect Transistor
    Buttol S.
    Balaji B.
    International Journal of Engineering, Transactions B: Applications, 2024, 37 (09): : 1773 - 1779
  • [45] Compact Model for Double-Gate Tunnel FETs With Gate-Drain Underlap
    Xu, Peng
    Lou, Haijun
    Zhang, Lining
    Yu, Zhonghua
    Lin, Xinnan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5242 - 5248
  • [46] Analytical Drain Current Modeling of Double-Gate Tunnel Field-Effect Transistors
    Pal, Arnab
    Dutta, Aloke K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3213 - 3221
  • [47] InAs/AlGaSb heterojunction tunnel field-effect transistor with tunnelling in-line with the gate field
    Li, Rui
    Lu, Yeqing
    Chae, Soo Doo
    Zhou, Guangle
    Liu, Qingmin
    Chen, Chen
    Rahman, M. Shahriar
    Vasen, Tim
    Zhang, Qin
    Fay, Patrick
    Kosel, Tom
    Wistey, Mark
    Xing, Huili
    Koswatta, Siyuranga
    Seabaugh, Alan
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 9, NO 2, 2012, 9 (02):
  • [48] Metal Drain Double-Gate Tunnel Field Effect Transistor with Underlap: Design and Simulation
    Khan, Anam
    Loan, Sajad A.
    SILICON, 2021, 13 (05) : 1421 - 1431
  • [49] Metal Drain Double-Gate Tunnel Field Effect Transistor with Underlap: Design and Simulation
    Anam Khan
    Sajad A. Loan
    Silicon, 2021, 13 : 1421 - 1431
  • [50] Doping-less Tunnel Field-effect Transistor with a Gate Insulator Stack to Adjust Tunnel Barrier
    Jeon, Min Gyu
    Lee, Kang
    Kim, Sangwan
    Kim, Garam
    Kim, Jang Hyun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (02) : 61 - 68