Tunnel field-effect transistor without gate-drain overlap

被引:360
|
作者
Verhulst, Anne S.
Vandenberghe, William G.
Maex, Karen
Groeseneken, Guido
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
关键词
D O I
10.1063/1.2757593
中图分类号
O59 [应用物理学];
学科分类号
摘要
Tunnel field-effect transistors are promising successors of metal-oxide-semiconductor field-effect transistors because of the absence of short-channel effects and of a subthreshold-slope limit. However, the tunnel devices are ambipolar and, depending on device material properties, they may have low on-currents resulting in low switching speed. The authors have generalized the tunnel field-effect transistor configuration by allowing a shorter gate structure. The proposed device is especially attractive for vertical nanowire-based transistors. As illustrated with device simulations, the authors' more flexible configuration allows of the reduction of ambipolar behavior, the increase of switching speed, and the decrease of processing complexity. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [11] Impact of a Spacer-Drain Overlap on the Characteristics of a Silicon Tunnel Field-Effect Transistor Based on Vertical Tunneling
    Mallik, Abhijit
    Chattopadhyay, Avik
    Guin, Shilpi
    Karmakar, Anupam
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 935 - 943
  • [12] Tunnel Field-Effect Transistor With an L-Shaped Gate
    Yang, Zhaonian
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (07) : 839 - 842
  • [13] Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain
    Kim, Jang Hyun
    Kim, Hyun Woo
    Kim, Garam
    Kim, Sangwan
    Park, Byung-Gook
    MICROMACHINES, 2019, 10 (01)
  • [14] Fringing-Induced Drain Current Improvement in the Tunnel Field-Effect Transistor With High-κ Gate Dielectrics
    Schlosser, Martin
    Bhuwalka, Krishna K.
    Sauter, Martin
    Zilbauer, Thomas
    Sulima, Torsten
    Eisele, Ignaz
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 100 - 108
  • [15] Double-gate-all-around tunnel field-effect transistor
    Zhang, Wen-Hao
    Li, Zun-Chao
    Guan, Yun-He
    Zhang, Ye-Fei
    CHINESE PHYSICS B, 2017, 26 (07)
  • [16] Symmetric U-Shaped Gate Tunnel Field-Effect Transistor
    Chen, Shupeng
    Wang, Shulong
    Liu, Hongxia
    Li, Wei
    Wang, Qianqiong
    Wang, Xing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 1343 - 1349
  • [17] Tunnel field-effect transistor with asymmetric gate dielectric and body thickness
    Kwon, Dae Woong
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (04)
  • [18] Tunnel Fin Field-Effect Transistor with Epitaxial Silicon and Asymmetric Gate
    Lee, Won Joo
    Kwon, Hui Tae
    Wee, Dae Hoon
    Kim, Yoon
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (10) : 7087 - 7092
  • [19] High performance tunnel field-effect transistor by gate and source engineering
    Huang, Ru
    Huang, Qianqian
    Chen, Shaowen
    Wu, Chunlei
    Wang, Jiaxin
    An, Xia
    Wang, Yangyuan
    NANOTECHNOLOGY, 2014, 25 (50)
  • [20] Gate Oxide Thickness and Drain Current Variation of Dual Gate Tunnel Field Effect Transistor
    Howldar, S.
    Balaji, B.
    Rao, K. Srinivasa
    INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (03): : 520 - 528