Tunnel field-effect transistor without gate-drain overlap

被引:360
|
作者
Verhulst, Anne S.
Vandenberghe, William G.
Maex, Karen
Groeseneken, Guido
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
关键词
D O I
10.1063/1.2757593
中图分类号
O59 [应用物理学];
学科分类号
摘要
Tunnel field-effect transistors are promising successors of metal-oxide-semiconductor field-effect transistors because of the absence of short-channel effects and of a subthreshold-slope limit. However, the tunnel devices are ambipolar and, depending on device material properties, they may have low on-currents resulting in low switching speed. The authors have generalized the tunnel field-effect transistor configuration by allowing a shorter gate structure. The proposed device is especially attractive for vertical nanowire-based transistors. As illustrated with device simulations, the authors' more flexible configuration allows of the reduction of ambipolar behavior, the increase of switching speed, and the decrease of processing complexity. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Double-gate-all-around tunnel field-effect transistor
    张文豪
    李尊朝
    关云鹤
    张也非
    Chinese Physics B, 2017, (07) : 453 - 457
  • [22] Drain current model for double-gate tunnel field-effect transistor with hetero-gate-dielectric and source-pocket
    Wang, Ping
    Zhuang, YiQi
    Li, Cong
    Jiang, Zhi
    Liu, YuQi
    MICROELECTRONICS RELIABILITY, 2016, 59 : 30 - 36
  • [23] Drain-Dependence of Tunnel Field-Effect Transistor Characteristics: The Role of the Channel
    Mallik, Abhijit
    Chattopadhyay, Avik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4250 - 4257
  • [24] Effect of Drain Doping Profile on Double-Gate Tunnel Field-Effect Transistor and its Influence on Device RF Performance
    Vijayvargiya, Vikas
    Vishvakarma, Santosh Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 974 - 981
  • [25] Performance of Asymmetric Gate Oxide on Gate-Drain Overlap in Si and Si1-xGex Double Gate Tunnel FETs
    Poorvasha, S.
    Lakshmi, B.
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [26] FIELD-EFFECT TRANSISTOR PHANTASTRON WITH DRAIN COUPLING
    VATUTIN, EM
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1972, 26 (12) : 99 - 101
  • [27] Quantization, gate dielectric and channel length effect in double-gate tunnel field-effect transistor
    Mondol, Kalyan
    Hasan, Mehedi
    Siddique, Abdul Hasib
    Islam, Sharnali
    RESULTS IN PHYSICS, 2022, 34
  • [28] Vertical tunnel field-effect transistor
    Bhuwalka, KK
    Sedlmaier, S
    Ludsteck, AK
    Tolksdorf, A
    Schulze, J
    Eisele, I
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) : 279 - 282
  • [29] Tunnel undoped multiple-gate field-effect transistor with Schottky contacts
    Vyurkov, V.
    Krivospitsky, A.
    Miakonkikh, A.
    Semin, Yu
    Rudenko, K.
    Lukichev, V
    INTERNATIONAL CONFERENCE ON MICRO- AND NANO-ELECTRONICS 2018, 2019, 11022
  • [30] Numerical Study on Dual Material Gate Nanowire Tunnel Field-Effect Transistor
    Zhang, Aixi
    Mei, Jinhe
    Zhang, Lining
    He, Hongyu
    He, Jin
    Chan, Mansun
    2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,