共 50 条
- [21] Work-in-Progress: Toward Energy-efficient Near STT-MRAM Processing Architecture for Neural Networks 2022 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2022, : 13 - 14
- [22] Toward Energy-Efficient Sparse Matrix-Vector Multiplication with Near STT-MRAM Computing Architecture 2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 222 - 227
- [23] Improving the energy efficiency of STT-MRAM based approximate cache PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1104 - 1109
- [24] Energy-Efficient Write Circuit in STT-MRAM Based Look-Up Table (LUT) Using Comparison Write Scheme PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 288 - 289
- [25] Fully Functional Perpendicular STT-MRAM Macro Embedded in 40 nm Logic for Energy-efficient IOT Applications 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
- [26] Building Energy-Efficient Multi-Level Cell STT-MRAM Based Cache Through Dynamic Data-Resistance Encoding PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 639 - +
- [27] CMOS/STT-MRAM Based Ascon LWC: a Power Efficient Hardware Implementation 2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
- [30] Selective Restore: an Energy Efficient Read Disturbance Mitigation Scheme for Future STT-MRAM 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,