Linearity and Analog Performance Realization of Energy-Efficient TFET-Based Architectures: An Optimization for RFIC Design

被引：8
|
作者：
Upasana [1 ]
Narang, Rakhi [2 ]
Saxena, Manoj [3 ]
Gupta, Mridula [1 ]
机构：
[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, South Campus, New Delhi 110021, India
[2] Univ Delhi, Sri Venkateswara Coll, Dept Elect, New Delhi 110021, India
[3] Univ Delhi, Dept Elect, Deen Dayal Upadhyaya Coll, New Delhi 110015, India
来源：
IETE TECHNICAL REVIEW | 2016年 / 33卷 / 01期
关键词：
DMG H-D TFET; DMG TFET; H-D TFET; Linearity; Tunnel FET; TUNNEL; MOSFET;
D O I：
10.1080/02564602.2015.1043153
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper focuses on a comprehensive study of linearity and analog performance aspects of tunnel field effect transistor (TFET) device architectures such as dual material gate (DMG) TFET, hetero-dielectric (H-D) TFET, and dual material gate hetero-dielectric (DMG H-D) TFET. The parameters governing the device linearity and analog performance trends have been investigated in terms of transconductance (g(m1)), drain conductance (g(d1)), and second- and third-order derivatives of current, i.e., g(m2) and g(m3). Further the linearity performance of DMG H-D TFET has been optimized by tuning the metal gate length and high-k dielectric length.
引用
收藏
页码：23 / 28
页数：6
相关论文
共 50 条
  • [1] Exploiting TFET-based technology for energy-efficient STT-MRAM cells
    Perez, Santiago S.
    Bedoya, Alessandro
    Miguel Procel, Luis
    Taco, Ramiro
    INTERNATIONAL JOURNAL OF APPLIED ELECTROMAGNETICS AND MECHANICS, 2023, 73 (01) : 15 - 24
  • [2] Energy-Efficient FinFET- Versus TFET-Based STT-MRAM Bitcells
    Musello, Ariana
    Perez, Santiago S.
    Villegas, Marco
    Procel, Luis Miguel
    Taco, Ramiro
    Trojman, Lionel
    2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 29 - 32
  • [3] A new design approach to improve DC, analog/RF and linearity metrics of Vertical TFET for RFIC design
    Seema
    Chauhan, Sudakar Singh
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 122 : 286 - 295
  • [4] Standard Cell Layout Design and Placement Optimization for TFET-Based Circuits
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [5] Novel TFET Circuits for High-Performance Energy-Efficient Heterogeneous MOSFET/TFET Logic
    Morris, Daniel H.
    Avci, Uygar E.
    Vaidyanathan, Kaushik
    Liu, Huichu
    Karnik, Tanay
    Young, Ian A.
    2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
  • [6] OPTIMIZATION APPLIED TO DESIGN OF AN ENERGY-EFFICIENT BUILDING
    JUROVICS, SA
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1978, 22 (04) : 378 - 385
  • [7] Design Techniques for Energy-Efficient Analog-to-Digital Converters
    Jang, Moonhyung
    Tang, Xiyuan
    Lim, Yong
    Kauffman, John G.
    Sun, Nan
    Ortmanns, Maurits
    Chae, Youngcheol
    IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2023, 3 : 145 - 161
  • [8] An Energy-Efficient Heterogeneous CMP based on Hybrid TFET-CMOS Core
    Saripalli, Vinay
    Mishra, Asit
    Datta, Suman
    Narayanan, Vijaykrishnan
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 729 - 734
  • [9] Hybrid CMOS-TFET based Register Files for Energy-Efficient GPGPUs
    Li, Zhi
    Tan, Jingweijia
    Fu, Xin
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 112 - 119
  • [10] Kickstarting High-performance Energy-efficient Manycore Architectures with Epiphany
    Olofsson, Andreas
    Nordstrom, Tomas
    Ul-Abdin, Zain
    CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1719 - 1726
12345