Energy-Efficient FinFET- Versus TFET-Based STT-MRAM Bitcells

被引：2
|
作者：
Musello, Ariana [1 ]
Perez, Santiago S. [1 ]
Villegas, Marco [1 ]
Procel, Luis Miguel [1 ]
Taco, Ramiro [1 ]
Trojman, Lionel [1 ,2 ]
机构：
[1] Univ San Francisco Quito USFQ, Inst Micro & Nanoelect IMNE, Quito 170901, Ecuador
[2] Inst Super Elect Paris ISEP, 10 Rue Vanves, F-92130 Issy Les Moulineaux, France
来源：
2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS) | 2022年
关键词：
STT-MRAM; double-barrier magnetic tunnel junction (DMTJ); tunnel FET (TFET); FinFET; ultralow voltage;
D O I：
10.1109/LASCAS53948.2022.9789086
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper explores STT-MRAM bitcells based on double-barrier magnetic tunnel junctions (DMTJs) at the circuit-level, benchmarking TFET-against FinFET-based bitcells focusing on their write operation. Different bitcell configurations are tested to find optimal minimum energy design points using both technologies in a range of ultralow supply voltages. TFETs were found to be the optimal access device for supply voltages under or equal to 0.4V because of their significantly more robust behavior and lower write energy consumption, albeit higher write delays and bigger area for higher voltages.
引用
收藏
页码：29 / 32
页数：4
相关论文
共 50 条
  • [41] Hi-End: Hierarchical, Endurance-Aware STT-MRAM-Based Register File for Energy-Efficient GPUs
    Jeon, Won
    Park, Jun Hyun
    Kim, Yoonsoo
    Koo, Gunjae
    Ro, Won Woo
    IEEE ACCESS, 2020, 8 : 127768 - 127780
  • [42] Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design
    Sayed, Nour
    Mao, Longfei
    Bishnoi, Rajendra
    Tahoori, Mehdi B.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (04)
  • [43] Hybrid Signed Convolution Module With Unsigned Divide-and-Conquer Multiplier for Energy-Efficient STT-MRAM-Based AI Accelerator
    Li, Tao
    Ma, Yitao
    Yoshikawa, Ko
    Endoh, Tetsuo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (07) : 1078 - 1082
  • [44] An Energy-Efficient Heterogeneous CMP based on Hybrid TFET-CMOS Core
    Saripalli, Vinay
    Mishra, Asit
    Datta, Suman
    Narayanan, Vijaykrishnan
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 729 - 734
  • [45] Hybrid CMOS-TFET based Register Files for Energy-Efficient GPGPUs
    Li, Zhi
    Tan, Jingweijia
    Fu, Xin
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 112 - 119
  • [46] MATSA: An MRAM-Based Energy-Efficient Accelerator for Time Series Analysis
    Fernandez, Ivan
    Giannoula, Christina
    Manglik, Aditya
    Quislant, Ricardo
    Ghiasi, Nika Mansouri
    Gomez-Luna, Juan
    Gutierrez, Eladio
    Plata, Oscar
    Mutlu, Onur
    IEEE ACCESS, 2024, 12 : 36727 - 36742
  • [47] Energy-efficient Design of an STT-RAM-based Hybrid Cache Architecture
    Sato, Masayuki
    Hao, Xue
    Komatsu, Kazuhiko
    Kobayashi, Hiroaki
    2020 IEEE COOL CHIPS 23: IEEE SYMPOSIUM ON LOW-POWER AND HIGH-SPEED CHIPS AND SYSTEMS, 2020,
  • [48] A 20Mb Embedded STT-MRAM Array Achieving 72% Write Energy Reduction with Self-termination Write Schemes in 16nm FinFET Logic Process
    Ito, T.
    Saito, T.
    Taito, Y.
    Sonoda, K.
    Watanabe, G.
    Matsubara, K.
    Kanda, A.
    Shimoi, T.
    Takeda, K.
    Kono, T.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [49] Enhanced Throughput and Energy-Efficient MRAM-Based NB-LDPC Decoder
    Sabbah, Mohammad
    Rizk, Mostafa
    Al Ghouwayel, Ali Chamas
    Omar, Samir-Mohamad
    El Bazzal, Zouhair
    2018 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), 2018, : 172 - 176
  • [50] Energy-Efficient Recurrent Neural Network With MRAM-Based Probabilistic Activation Functions
    Sheikhfaal, Shadi
    Angizi, Shaahin
    DeMara, Ronald F. F.
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (02) : 534 - 540
12345