A PRNG circuit on PLD with feature of low-power, high-speed, and various generation of random number sequence

被引：0

作者：

Sato, Tomoaki ^{[1
]}

Kikuchi, Kazuhira ^{[1
]}

Fukase, Masa-aki ^{[1
]}

机构：

[1] Hirosaki Univ, Bunkyo-cho 3, Hirosaki, Aomori 036-8561, Japan

来源：

TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4 | 2006年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The design of PLD (Programmable Logic Devices used for various applications needs both high-speed and low-power operation. One of the design methods suited to this requirement is wave-pipeline technique. In this paper, we describe the wave-pipelining of PLD-design. This is applied to PRNG (Pseudo-Random Number Generator) circuit that is a sequential circuit. According to the result of the gate level simulation, the waved- PRNG circuit contributes to speed-up and low-power operation. In addition, this circuit is able to easily generate various random number sequences by controlling the operation clock frequency.

引用

页码：1340 / +

页数：2

共 50 条

[21] HIGH-SPEED LOW-POWER STROBED COMPARATOR
SLEMMER, WC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (05) : 215 - &
[22] High-speed, low-power InSb transistors
Ashley, T
Dean, AB
Elliott, CT
Jefferies, R
Khaleque, F
Phillips, TJ
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 751 - 754
[23] High-speed and low-power electronic systems
Schiopu, P
Schiopu, CL
24TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY: CONCURRENT ENGINEERING IN ELECTRONIC PACKAGING, CONFERENCE PROCEEDINGS, 2001, : 92 - 96
[24] High-speed low-power and low-power supply voltage dynamic comparator
Xu, Daiguo
Xu, Shiliu
Chen, Guangbing
ELECTRONICS LETTERS, 2015, 51 (23) : 1914 - 1915
[25] High-speed Start-up and Low-power Encoding Circuit for Sensor Networks
Yokojima, S.
Hayashi, H.
2014 11TH ANNUAL HIGH CAPACITY OPTICAL NETWORKS AND EMERGING/ENABLING TECHNOLOGIES (PHOTONICS FOR ENERGY), 2014, : 129 - 132
[26] Limited switch dynamic logic circuits for high-speed low-power circuit design
Belluomini, W
Jamsek, D
Martin, AK
McDowell, C
Montoye, RK
Ngo, HC
Sawada, J
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (2-3) : 277 - 286
[27] A low-power high-speed driving circuit for spatial light modulators附视频
朱明皓
朱从义
李文江
张耀辉
半导体学报, 2012, (02) : 133 - 137
[28] 1.1V HIGH-SPEED LOW-POWER BICMOS LOGIC-CIRCUIT
YEO, KS
ROFAIL, SS
ELECTRONICS LETTERS, 1995, 31 (13) : 1039 - 1041
[29] Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM
Lee, Hochul
Alzate, Juan G.
Dorrance, Richard
Cai, Xue Qing
Markovic, Dejan
Amiri, Pedram Khalili
Wang, Kang L.
IEEE TRANSACTIONS ON MAGNETICS, 2015, 51 (05)
[30] Low-power area-efficient high-speed I/O circuit techniques
Lee, MJE
Dally, WJ
Chiang, P
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) : 1591 - 1599

← 1 2 3 4 5 →