A PRNG circuit on PLD with feature of low-power, high-speed, and various generation of random number sequence

被引：0
|
作者：
Sato, Tomoaki [1 ]
Kikuchi, Kazuhira [1 ]
Fukase, Masa-aki [1 ]
机构：
[1] Hirosaki Univ, Bunkyo-cho 3, Hirosaki, Aomori 036-8561, Japan
来源：
TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4 | 2006年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The design of PLD (Programmable Logic Devices used for various applications needs both high-speed and low-power operation. One of the design methods suited to this requirement is wave-pipeline technique. In this paper, we describe the wave-pipelining of PLD-design. This is applied to PRNG (Pseudo-Random Number Generator) circuit that is a sequential circuit. According to the result of the gate level simulation, the waved- PRNG circuit contributes to speed-up and low-power operation. In addition, this circuit is able to easily generate various random number sequences by controlling the operation clock frequency.
引用
收藏
页码：1340 / +
页数：2
相关论文
共 50 条
  • [41] High-speed and low-power CMOS priority encoders
    Wang, JS
    Huang, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
  • [42] Special section on low-power and high-speed chips
    1600, Maruzen Co., Ltd. (E100C):
  • [43] CMOS comparators for high-speed and low-power applications
    Menendez, Eric R.
    Maduike, Dumezie K.
    Garg, Rajesh
    Khatri, Sunil P.
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
  • [44] Special Section on Low-Power and High-Speed Chips
    Egawa, Ryusuke
    Wada, Yasutaka
    IEICE Transactions on Electronics, 2024, E107.C (06) : 153 - 154
  • [45] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    Journal of Semiconductors, 2017, 38 (10) : 83 - 87
  • [46] Low-power design of high-speed A/D converters
    Kawahito, S
    Honda, K
    Furuta, M
    Kawai, N
    Miyazaki, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 468 - 478
  • [47] High-Speed, Low-Power Optical Modulators in Silicon
    Leuthold, J.
    Koos, C.
    Freude, W.
    Alloatti, L.
    Palmer, R.
    Korn, D.
    Pfeifle, J.
    Lauermann, M.
    Dinu, R.
    Wehrli, S.
    Jazbinsek, M.
    Gunter, P.
    Waldow, M.
    Wahlbrink, T.
    Bolten, J.
    Fournier, M.
    Fedeli, J. M.
    Bogaerts, W.
    Yu, H.
    2013 15TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON 2013), 2013,
  • [48] Special section on low-power and high-speed chips
    Arakawa, Fumio
    Ikeda, Makoto
    IEICE Transactions on Electronics, 2017, E100.C (03) : 221 - 222
  • [49] Special section on low-power and high-speed chips
    Arakawa, Fumio
    Ikeda, Makoto
    IEICE Transactions on Electronics, 2021, 1 (06) : 213 - 214
  • [50] A Low-Power High-Speed Hybrid Full Adder
    Mewada, Manan
    Zaveri, Mazad
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
12345