A high performance soft decision viterbi decoder for WLAN and broadband applications

被引:0
|
作者
Abdul-Shakoor, Abdul-Rafeeq [1 ]
Szwarc, Valek [1 ]
机构
[1] Commun Res Ctr, Stn H, 3701 Carling Ave,Box 11490, Ottawa, ON K2H 8S2, Canada
关键词
viterbi decoder; convolution encoder; soft decision; parallel processing; saturation arithmetic;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a configurable 3-bit soft decision Viterbi decoder implementation that meets the requirements for WLAN and broadband applications. The programmable design supports a constraint length K=7 soft decision Viterbi decoder (SDVD) realization with a code rate (R) of 1/2 and traceback lengths (TBL) of 35 and 50 symbols. To assure a throughput of 155 Mbps, an architecture incorporating 32 Add Compare Select (ACS) units operating in parallel has been selected The design incorporates a built-in self-test for operation at the rated throughput. The VHDL simulation results are verified against a functional model of the Viterbi decoder reflecting the hardware architecture in the Matlab simulation environment. The decoder architecture is defined in VHDL and the circuit is simulated, synthesized, and implemented on a Xilinx XC2VP100-1704ff-5 FPGA device.
引用
收藏
页码:2316 / +
页数:2
相关论文
共 50 条
  • [1] A low power and high speed viterbi decoder chip for WLAN applications
    Lin, CC
    Wu, CC
    Lee, CY
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 723 - 726
  • [2] Design of a power-reduction viterbi decoder for WLAN applications
    Lin, CC
    Shih, YH
    Chang, HC
    Lee, CY
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (06) : 1148 - 1156
  • [3] High rate soft output Viterbi decoder
    Luthi, E
    Casseau, E
    [J]. EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 315 - 319
  • [4] A Pipelined 8-bit Soft Decision Viterbi Decoder for IEEE802.11ac WLAN Systems
    Yoo, Wonsun
    Jung, Yunho
    Kim, Moo Young
    Lee, Seongjoo
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2012, 58 (04) : 1162 - 1168
  • [5] High performance Viterbi decoder design
    V. Kavitha
    S. Mohanraj
    [J]. Cluster Computing, 2019, 22 : 7063 - 7068
  • [6] High Performance Viterbi Decoder on Cell/BE
    Lai Junjie
    Tang Jun
    Peng Yingning
    Chen Jianwen
    [J]. CHINA COMMUNICATIONS, 2009, 6 (02) : 150 - 156
  • [7] High performance Viterbi decoder design
    Kavitha, V.
    Mohanraj, S.
    [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 3): : S7063 - S7068
  • [8] FPGA Design and Implementation of Soft-decision Viterbi Decoder
    Li Ming
    Xia Enjun
    [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 395 - 398
  • [9] State parallel Viterbi decoder soft IP and its applications
    Choi, SH
    Kong, JJ
    [J]. IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 355 - 358
  • [10] High performance Viterbi decoder for OFDM systems
    Akay, E
    Ayanoglu, E
    [J]. VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 323 - 327