High Performance Viterbi Decoder on Cell/BE

被引:0
|
作者
Lai Junjie [1 ]
Tang Jun [1 ]
Peng Yingning [1 ]
Chen Jianwen
机构
[1] Tsinghua Univ, Dept Elect Engn, High Speed Signal Proc Lab, Beijing 100084, Peoples R China
关键词
viterbi decoding; WiMAX; tail-biting; cell; multi-core;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Viterbi decoding is widely used in many radio systems. Because of the large computation complexity, it is usually implemented with ASIC chips, FPGA chips, or optimized hardware accelerators. With the rapid development of the multicore technology, multicore platforms become a reasonable choice for software radio (SR) systems. The Cell Broadband Engine processor is a state-of-art multi-core processor designed by Sony, Toshiba, and IBM. In this paper, we present a 64-state soft input Viterbi decoder for WIMAX SR Baseband system based on the Cell processor. With one Synergistic Processor Element (SPE) of a Cell Processor running at 3.2GHz, our Viterbi decoder can achieve the throughput up to 30Mb/s to decode the tall-biting convolutional code. The performance demonstrates that the proposed Viterbi decoding implementation is very efficient. Moreover, the Viterbi decoder can be easily integrated to the SR system and can provide a highly integrated SR solution. The optimization methodology in this module design can be extended to other modules on Cell platform.
引用
收藏
页码:150 / 156
页数:7
相关论文
共 50 条
  • [1] High performance Viterbi decoder design
    V. Kavitha
    S. Mohanraj
    [J]. Cluster Computing, 2019, 22 : 7063 - 7068
  • [2] High Performance Viterbi Decoder on Cell/B.E.
    Lai Junjie1
    [J]. China Communications, 2009, 6 (02) : 150 - 156
  • [3] High performance Viterbi decoder design
    Kavitha, V.
    Mohanraj, S.
    [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 3): : S7063 - S7068
  • [4] High performance Viterbi decoder for OFDM systems
    Akay, E
    Ayanoglu, E
    [J]. VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 323 - 327
  • [5] Prototyping of a high performance generic Viterbi decoder
    Obeid, AM
    Ortiz, AG
    Ludewig, R
    Glesner, M
    [J]. 13TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2002, : 42 - 47
  • [6] A High Performance Multi-standard Viterbi Decoder
    Zhao, Xuying
    Li, Huan
    Wang, Xiaoqin
    [J]. PROCEEDINGS OF 2017 IEEE 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC), 2017, : 1 - 4
  • [7] High performance Viterbi decoder design for DMB receiver
    Zhu, Hongli
    Bi, Gang
    [J]. Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2008, 29 (SUPPL. 2): : 279 - 283
  • [8] A High-Speed Viterbi Decoder
    Li, Qing
    Li, Xuan-zhong
    Jiang, Han-hong
    He, Wen-hao
    [J]. ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 7, PROCEEDINGS, 2008, : 313 - +
  • [9] High performance Viterbi decoder using modified register exchange methods
    Han, JS
    Kim, TJ
    Lee, C
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 553 - 556
  • [10] A high performance soft decision viterbi decoder for WLAN and broadband applications
    Abdul-Shakoor, Abdul-Rafeeq
    Szwarc, Valek
    [J]. 2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2316 - +