Extraordinarily high drive currents in asymmetrical double-gate MOSFETs

被引：7
|
作者：
Fossum, JG [1 ]
Ren, ZB
Kim, K
Lundstrom, M
机构：
[1] Univ Florida, Gainesville, FL 32611 USA
[2] Purdue Univ, W Lafayette, IN 47907 USA
来源：
SUPERLATTICES AND MICROSTRUCTURES | 2000年 / 28卷 / 5-6期
关键词：
double-gate MOSFET; scaled CMOS; quantum effects; charge coupling;
D O I：
10.1006/spmi.2000.0957
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
Numerical simulation results derived from a Schrodinger-Poisson tool applied to scaled double-gate (DG) MOSFETs, supplemented by analytical characterizations of the pertinent physics, are presented to give insight concerning the near-ideal features of DG devices and to explain how the low-voltage drive current of the asymmetrical DG MOSFET, having only one predominant channel, can be comparable to, and even higher than, that of the symmetrical-gate counterpart designed to have the same off-state current. (C) 2000 Academic Press.
引用
收藏
页码：525 / 530
页数：6
相关论文
共 50 条
  • [21] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
    Ekta Goel
    Silicon, 2022, 14 : 11539 - 11544
  • [22] Vertical p-channel double-gate MOSFETs
    Moers, J
    Trellenkamp, S
    van der Hart, A
    Goryll, M
    Mantl, S
    Kordos, P
    Lüth, H
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 143 - 146
  • [23] Drain current model for nanoscale double-gate MOSFETs
    Hariharan, Venkatnarayan
    Thakker, Rajesh
    Singh, Karmvir
    Sachid, Angada B.
    Patil, M. B.
    Vasi, Juzer
    Rao, V. Ramgopal
    SOLID-STATE ELECTRONICS, 2009, 53 (09) : 1001 - 1008
  • [24] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
    Goel, Ekta
    SILICON, 2022, 14 (17) : 11539 - 11544
  • [25] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
    Garcia Ruiz, Francisco J.
    Maria Tienda-Luna, Isabel
    Godoy, Andres
    Donetti, Luca
    Gamiz, Francisco
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
  • [26] Effect of gate engineering in double-gate MOSFETs for analog/RF applications
    Sarkar, Angsuman
    Das, Aloke Kumar
    De, Swapnadip
    Sarkar, Chandan Kumar
    MICROELECTRONICS JOURNAL, 2012, 43 (11) : 873 - 882
  • [27] Hall effect measurements in double-gate SOI MOSFETs
    Vandooren, A
    Cristoloveanu, S
    Flandre, D
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1793 - 1798
  • [28] An asymmetrical double-gate VCO with wide frequency range
    Ngo, Hung
    Kim, Keunwoo
    Chuang, Ching-Te
    Kuang, J. B.
    Gebara, Fadi
    Nowka, Kevin
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 147 - +
  • [29] Explicit continuous models for double-gate and surrounding-gate MOSFETs
    Yu, Bo
    Lu, Huaxin
    Liu, Minjian
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (10) : 2715 - 2722
  • [30] Corner effects in double-gate/gate-all-around MOSFETs
    Hou Xiao-Yu
    Zhou Fa-Long
    Huang Ru
    Zhang Xing
    CHINESE PHYSICS, 2007, 16 (03): : 812 - 816
12345