Drain current model for nanoscale double-gate MOSFETs

被引:10
|
作者
Hariharan, Venkatnarayan [1 ]
Thakker, Rajesh [1 ]
Singh, Karmvir [1 ]
Sachid, Angada B. [1 ]
Patil, M. B. [1 ]
Vasi, Juzer [1 ]
Rao, V. Ramgopal [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Ctr Nanoelect, Bombay, Maharashtra, India
关键词
Body doping; Current; DGFET; DIBL; Mobility; Modeling; MOSFET; Short-channel; Sub-threshold slope; Velocity saturation; THRESHOLD VOLTAGE MODEL; SOI; SI;
D O I
10.1016/j.sse.2009.05.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A closed form inversion charge-based drain current model for a short channel symmetrically driven, lightly doped symmetric double-gate MOSFET (SDGFET) is presented. The model has physical origins, but has some fitting parameters included in order to yield a better match with TCAD device simulations. Velocity saturation and channel length modulation effects are self-consistently included in the model. The incorporation of DIBL effects in the model is based on a solution of the two-dimensional Laplace equation that had been reported earlier and that is believed to be especially suited when the physical gate-oxide thickness is not negligible compared to the silicon body thickness. Addition of support for body doping and low-field mobility degradation is also presented. A very good match is shown in I-d-V-g, I-d-V-d and g(DS)-V-d curves and a reasonable match is shown in g(m)-V-g curves, when compared with 2D device simulations. The match in various characteristics is shown for devices as short as 20 nm. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1001 / 1008
页数:8
相关论文
共 50 条
  • [1] An analytical drain current model for symmetric double-gate MOSFETs
    Yu, Fei
    Huang, Gongyi
    Lin, Wei
    Xu, Chuanzhong
    [J]. AIP ADVANCES, 2018, 8 (04):
  • [2] Analytical Drain Current Model using Temperature dependence model in nanoscale Double-Gate (DG) MOSFETs
    Cheralathan, M.
    Sampedro, C.
    Gamiz, F.
    Iniguez, B.
    [J]. 2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 142 - 145
  • [3] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Wang, Wenping
    He, Jin
    Chan, Mansun
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 10480 - 10484
  • [4] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Li, Yingxue
    He, Frank
    Chan, Mansun
    [J]. INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 1130 - 1131
  • [5] Compact drain-current model for reproducing advanced transport models in nanoscale double-gate MOSFETs
    Cheralathan, M.
    Sampedro, C.
    Roldan, J. B.
    Gamiz, F.
    Iannaccone, G.
    Sangiorgi, E.
    Iniguez, B.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (09)
  • [6] Drain current model including velocity saturation for symmetric double-gate MOSFETs
    Hariharan, Venkatnarayan
    Vasi, Juzer
    Rao, V. Ramgopal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2173 - 2180
  • [7] Drain current model of double-gate MOSFETs considering both electrons and holes
    Zhu, Zhaomin
    Yan, Dawei
    Xu, Guoqing
    Gu, Xiaofeng
    [J]. IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2014, 9 (03) : 262 - 266
  • [8] Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs
    Sharma, Rajiv
    Pandey, Sujata
    Jain, Shail Bala
    [J]. JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
  • [9] Source/drain optimization of underlapped lightly doped nanoscale double-gate MOSFETs
    Tassis, D. H.
    Tsormpatzoglou, A.
    Dimitriadis, C. A.
    Ghibaudo, G.
    Pananakakis, G.
    Collaert, N.
    [J]. MICROELECTRONIC ENGINEERING, 2010, 87 (11) : 2353 - 2357
  • [10] Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs
    Rajiv Sharma
    Sujata Pandey
    Shail Bala Jain
    [J]. Journal of Semiconductors, 2012, (02) : 28 - 35