Drain current model including velocity saturation for symmetric double-gate MOSFETs

被引：19
|
作者：
Hariharan, Venkatnarayan [1 ]
Vasi, Juzer [1 ]
Rao, V. Ramgopal [1 ]
机构：
[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 08期
关键词：
current; double-gate MOSFET (DGFET); mobility; modeling; MOSFETs; velocity saturation;
D O I：
10.1109/TED.2008.926745
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A drain current model is developed for a symmetrically driven undoped (or lightly doped) symmetric double-gate MOSFET (SDGFET) under the drift-diffusion transport mechanism, with velocity saturation effects being included as an integral part of the model derivation. Velocity saturation effects are modeled by using the Caughey-Thomas engineering model with exponent n = 2.I-d-V-d, I-d-V-g, g(m)-V-g, and g(DS)-V-d comparisons are made with 2-D device simulation results, and a very good match is found all the way from subthreshold to strong inversion. Gummel symmetry compliance is also shown.
引用
收藏
页码：2173 / 2180
页数：8
相关论文
共 50 条
  • [1] An analytical drain current model for symmetric double-gate MOSFETs
    Yu, Fei
    Huang, Gongyi
    Lin, Wei
    Xu, Chuanzhong
    [J]. AIP ADVANCES, 2018, 8 (04):
  • [2] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Wang, Wenping
    He, Jin
    Chan, Mansun
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 10480 - 10484
  • [3] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Li, Yingxue
    He, Frank
    Chan, Mansun
    [J]. INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 1130 - 1131
  • [4] Drain current model for nanoscale double-gate MOSFETs
    Hariharan, Venkatnarayan
    Thakker, Rajesh
    Singh, Karmvir
    Sachid, Angada B.
    Patil, M. B.
    Vasi, Juzer
    Rao, V. Ramgopal
    [J]. SOLID-STATE ELECTRONICS, 2009, 53 (09) : 1001 - 1008
  • [5] Drain current model for undoped symmetric double-gate FETs using a velocity saturation model with exponent n=2
    Hariharan, Venkatnarayan
    Vasi, Juzer
    Rao, V. Ramagopal
    [J]. 2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 138 - 139
  • [6] A Rigorous Classical Solution for the Drain Current of Doped Symmetric Double-Gate MOSFETs
    Ortiz-Conde, Adelmo
    Garcia-Sanchez, Francisco J.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) : 2390 - 2395
  • [7] Explicit Quantum Drain Current Model for Symmetric Double Gate MOSFETs
    Vimala, P.
    Kumar, Nithin N. R.
    [J]. JOURNAL OF NANO RESEARCH, 2020, 61 : 88 - 96
  • [8] Drain current model of double-gate MOSFETs considering both electrons and holes
    Zhu, Zhaomin
    Yan, Dawei
    Xu, Guoqing
    Gu, Xiaofeng
    [J]. IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2014, 9 (03) : 262 - 266
  • [9] A Compact Model for Undoped Symmetric Double-Gate MOSFETs with Schottky-Barrier Source/Drain
    Zhu, G. J.
    Zhou, X.
    Lee, T. S.
    Ang, L. K.
    See, G. H.
    Lin, S. H.
    [J]. ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 182 - 185
  • [10] A quasi-two-dimensional compact drain-current model for undoped symmetric double-gate MOSFETs including short-channel effects
    Lime, Francois
    Iniguez, Benjamin
    Moldovan, Oana
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1441 - 1448
12345