Optimizing Fin Aspect Ratio of Junctionless bulk FinFET for Application in Analog/RF Circuit

被引:0
|
作者
Biswas, Kalyan [1 ]
Sarkar, Chandan Kumar [2 ,3 ]
机构
[1] MCKV Inst Engn, ECE Dept, Howrah, WB, India
[2] Jadavpur Univ, ETCE Dept, Kolkata, W Bengal, India
[3] IIEST Shibpur, Phys Dept, Sibpur, WB, India
关键词
FinFET; Fin aspect ratio; Junctionless MOSFET; Transconductance; Analog/RF Performance; GEOMETRY; PERFORMANCE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MOSFET devices with multiple gates are well appropriate for low-voltage operation because of its superior performance against Short Channel Effects (SCEs) and better gate controllability. FinFET is considered as one of the promising device. However, Fin geometry has a big impact on its performance. In this paper, an analysis on the effect of Fin structure parameter like Fin aspect ratio (Fin height/Fin width) on the Analog/RF performance of the Junctionless FinFET is presented for its SoC application. Different important output parameters such as OFF current (I-OFF), ON current (I-ON), I-ON/I-OFF current ratio, Transconductance (gm), Transconductance Generation Factor (gm/Ids), Cut-off Frequency (f(T)) and Maximum frequency of oscillation (f(max)) have been analyzed using TCAD device simulator. From the analysis it is established that the device presented in this work shows better I-ON, I-OFF, I-ON/I-OFF, Transconductance, and Transconductance generation factor if Fin structure having higher aspect ratio is used. However, slight decrement in f(T) and f(max) are noticed when the Fin aspect ratio is high. Findings of this work will be helpful for design of devices for its specific applications.
引用
收藏
页码:591 / 595
页数:5
相关论文
共 50 条
  • [21] Performance optimization of tri-gate junctionless FinFET using channel stack engineering for digital and analog/RF design
    Singh, Devenderpal
    Chaudhary, Shalini
    Dewan, Basudha
    Yadav, Menka
    JOURNAL OF SEMICONDUCTORS, 2023, 44 (11)
  • [22] Performance optimization of tri-gate junctionless FinFET using channel stack engineering for digital and analog/RF design
    Devenderpal Singh
    Shalini Chaudhary
    Basudha Dewan
    Menka Yadav
    Journal of Semiconductors, 2023, 44 (11) : 105 - 116
  • [23] Performance optimization of tri-gate junctionless FinFET using channel stack engineering for digital and analog/RF design
    Devenderpal Singh
    Shalini Chaudhary
    Basudha Dewan
    Menka Yadav
    Journal of Semiconductors, 2023, (11) : 105 - 116
  • [24] Improvement of digital, analog/RF and linearity performances of charge plasma based junctionless FinFET through spacer layer engineering
    Banerjee, Kallolini
    Biswas, Abhijit
    MICRO AND NANOSTRUCTURES, 2024, 195
  • [25] BSIM-BULK : Accurate Compact Model for Analog and RF Circuit Design
    Gupta, Chetan
    Goel, Ravi
    Agarwal, Harshit
    Hu, Chenming
    Chauhan, Yogesh Singh
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [26] GaAs Junctionless FinFET Using Si3N4 Spacer for High performance Analog Application
    Chhabra, Anuj
    Kumar, Ajay
    Chaujar, Rishu
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMMUNICATION AND COMPUTING TECHNOLOGY (ICACCT), 2018, : 483 - 486
  • [27] Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit
    Han, Ke
    Qiao, Guohui
    Deng, Zhongliang
    Zhang, Yannan
    MICROMACHINES, 2017, 8 (11):
  • [28] Optimizing Device Dimensions for Dual Material Junctionless Tree-FET: A Path to Improved Analog/RF Performance
    Beebireddy, Divya
    Fatima, Kaleem
    Devi, L. Nirmala
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (07)
  • [29] Design and Performance Optimization of Junctionless Bottom Spacer FinFET for Digital/Analog/RF Applications at Sub-5nm Technology Node
    Valasa, Sresta
    Ramakrishna, K. V.
    Vadthiya, Narendar
    Bhukya, Sunitha
    Rao, N. Bheema
    Maheshwaram, Satish
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (01)
  • [30] Enhanced analog/RF performance of hybrid charge plasma based junctionless C-FinFET amplifiers at 10 nm technology node
    Banerjee, Kallolini
    Biswas, Abhijit
    MICROELECTRONICS JOURNAL, 2023, 131