Optimizing Fin Aspect Ratio of Junctionless bulk FinFET for Application in Analog/RF Circuit

被引:0
|
作者
Biswas, Kalyan [1 ]
Sarkar, Chandan Kumar [2 ,3 ]
机构
[1] MCKV Inst Engn, ECE Dept, Howrah, WB, India
[2] Jadavpur Univ, ETCE Dept, Kolkata, W Bengal, India
[3] IIEST Shibpur, Phys Dept, Sibpur, WB, India
关键词
FinFET; Fin aspect ratio; Junctionless MOSFET; Transconductance; Analog/RF Performance; GEOMETRY; PERFORMANCE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MOSFET devices with multiple gates are well appropriate for low-voltage operation because of its superior performance against Short Channel Effects (SCEs) and better gate controllability. FinFET is considered as one of the promising device. However, Fin geometry has a big impact on its performance. In this paper, an analysis on the effect of Fin structure parameter like Fin aspect ratio (Fin height/Fin width) on the Analog/RF performance of the Junctionless FinFET is presented for its SoC application. Different important output parameters such as OFF current (I-OFF), ON current (I-ON), I-ON/I-OFF current ratio, Transconductance (gm), Transconductance Generation Factor (gm/Ids), Cut-off Frequency (f(T)) and Maximum frequency of oscillation (f(max)) have been analyzed using TCAD device simulator. From the analysis it is established that the device presented in this work shows better I-ON, I-OFF, I-ON/I-OFF, Transconductance, and Transconductance generation factor if Fin structure having higher aspect ratio is used. However, slight decrement in f(T) and f(max) are noticed when the Fin aspect ratio is high. Findings of this work will be helpful for design of devices for its specific applications.
引用
收藏
页码:591 / 595
页数:5
相关论文
共 50 条
  • [41] An Approximate Calculation of Ratio of Normal Variables and Its Application in Analog Circuit Fault Diagnosis
    Ao, Yongcai
    Shi, Yibing
    Zhang, Wei
    Li, Yanjun
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (04): : 555 - 565
  • [42] An Approximate Calculation of Ratio of Normal Variables and Its Application in Analog Circuit Fault Diagnosis
    Yongcai Ao
    Yibing Shi
    Wei Zhang
    Yanjun Li
    Journal of Electronic Testing, 2013, 29 : 555 - 565
  • [43] Analytical modeling of d.C. parameters of double gate junctionless mosfet in near and subthreshold regime for rf circuit application
    Sen D.
    Sengupta S.J.
    Roy S.
    Chanda M.
    Sarkar S.K.
    Nanoscience and Nanotechnology - Asia, 2020, 10 (04): : 457 - 470
  • [44] Interface Trap Characterization in Junctionless Forksheet FET at Sub-3 nm Technology Node: A Reliability Assessment on Digital, Analog/RF, and Circuit Applications
    Ryali, Gowthami
    Pitchuka, Bala Subrahmanyam
    Kotha, Venkata Ramakrishna
    Valasa, Sresta
    Bhukya, Sunitha
    Mudidhe, Praveen Kumar
    Tayal, Shubham
    Vadthya, Bheemudu
    Borkar, Hitesh
    Vadthiya, Narendar
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2025, 25 (01) : 119 - 127
  • [45] Multi-objective Hybrid Particle Swarm Optimization and its Application to Analog and RF Circuit Optimization
    Deepak Joshi
    Satyabrata Dash
    Sushanth Reddy
    Rahul Manigilla
    Gaurav Trivedi
    Circuits, Systems, and Signal Processing, 2023, 42 : 4443 - 4469
  • [46] A hierarchy in mutation of genetic algorithm and its application to multi-objective analog/RF circuit optimization
    Dash, Satyabrata
    Joshi, Deepak
    Sharma, Ayushparth
    Trivedi, Gaurav
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 94 (01) : 27 - 47
  • [47] A hierarchy in mutation of genetic algorithm and its application to multi-objective analog/RF circuit optimization
    Satyabrata Dash
    Deepak Joshi
    Ayushparth Sharma
    Gaurav Trivedi
    Analog Integrated Circuits and Signal Processing, 2018, 94 : 27 - 47
  • [48] Multi-objective Hybrid Particle Swarm Optimization and its Application to Analog and RF Circuit Optimization
    Joshi, Deepak
    Dash, Satyabrata
    Reddy, Sushanth
    Manigilla, Rahul
    Trivedi, Gaurav
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (08) : 4443 - 4469
  • [49] Study of digital/analog performance parameters of misaligned gate recessed double gate junctionless field-effect-transistor for circuit level application
    Kumar, Sandeep
    Chatterjee, Arun Kumar
    Pandey, Rishikesh
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (04)
  • [50] Design and analysis of circular sheet junctionless double gate vertical nanotube (CSJL-DG-VNT) FET for DC/Analog/RF applications: device to circuit implementation
    Bhukya, Sunitha
    Nistala, Bheema Rao
    PHYSICA SCRIPTA, 2025, 100 (02)