Spectre attack detection with Neutral Network on RISC-V processor

被引:0
|
作者
Anh-Tien Le [1 ]
Trong-Thuc Hoang [1 ]
Ba-Anh Dao [1 ]
Tsukamoto, Akira [2 ]
Suzaki, Kuniyasu [3 ]
Cong-Kha Pham [1 ]
机构
[1] Univ Electrocommun, Tokyo, Japan
[2] Natl Inst Adv Ind Sci & Technol, Tokyo, Japan
[3] Technol Res Assoc Secure IoT Edge Applicat Based, Tokyo, Japan
关键词
Side-channel Attack; Cache Memory; RISC-V; Neutral Network; Hardware Performance Counters;
D O I
10.1109/ISCAS48785.2022.9937212
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The goal of this study is to investigate the problem of caches side-channel attacks on the open-source RISC-V architecture. Traditionally, these concerns have been addressed by research into hardware enhancements or software defense strategies. Those methods are, unfortunately, extremely hard to accomplish or lead to significant performance degradation. In this article, we investigate at a system for identifying cache sidechannel threats such Spectre in real time. We utilize performance counters inside the processor to track the processor's cache behavior and a neural network to evaluate the acquired data. Since the presence of cache side-channels typically results in a dramatically altered cache utilization behaviors, our neural network would take advantage of it and detect a Spectre attack in our test environment with an accuracy of more than 99%. To summarize, we are able to inform the user when a cache side-channel attack occurs using data from only four counters.
引用
收藏
页码:2467 / 2471
页数:5
相关论文
共 50 条
  • [31] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [32] An Efficient Instruction Fetch Architecture for a RISC-V Soft Processor on an FPGA
    Miyazaki, Hiromu
    Miura, Junya
    Kise, Kenji
    PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
  • [33] Design and Implementation of a Smart Home System Based on the RISC-V Processor
    Lu, Liangliang
    Zhang, Ming
    He, Dingxin
    PROCEEDINGS OF 2020 IEEE 2ND INTERNATIONAL CONFERENCE ON CIVIL AVIATION SAFETY AND INFORMATION TECHNOLOGY (ICCASIT), 2020, : 300 - 304
  • [34] Teaching Out-of-Order Processor Design with the RISC-V ISA
    Zekany, Stephen A.
    Tan, Jielun
    Connolly, James A.
    Dreslinski, Ronald G.
    2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,
  • [35] An Implementation of a World Grid Square Codes Generator on a RISC-V Processor
    Watanabe, Rei
    Tada, Jubee
    Sato, Keiichi
    Proceedings - 2021 9th International Symposium on Computing and Networking Workshops, CANDARW 2021, 2021, : 309 - 312
  • [36] Complete and Efficient Verification for a RISC-V Processor using Formal Verification
    Weingarten, Lennart
    Datta, Kamalika
    Kole, Abhoy
    Drechsler, Rolf
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [37] Assessment of RISC-V Processor Suitability for Satellite Applications Invited Paper
    Vacca, Eleonora
    Cora, Giorgio
    Azimi, Sarah
    Sterpone, Luca
    PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2024-WORKSHOPS AND SPECIAL SESSIONS, CF 2024 COMPANION, 2024, : 116 - 121
  • [38] CPROC, a RISC-V processor demonstrator for monitoring and data processing in HEP
    El Berni, A.
    Callier, S.
    Dinaucourt, P.
    Dulucq, F.
    Madariaga, Q.
    Sylla, R.
    Thienpont, D.
    JOURNAL OF INSTRUMENTATION, 2025, 20 (02):
  • [39] A Low Power Branch Prediction for Deep Learning on RISC-V Processor
    Sun, Mingjian
    Li, Yuan
    Chen, Song
    Kang, Yi
    2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 203 - 206
  • [40] Investigation of RISC-V
    Frolov, V. A.
    Galaktionov, V. A.
    Sanzharov, V. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2021, 47 (07) : 493 - 504