Spectre attack detection with Neutral Network on RISC-V processor

被引:0
|
作者
Anh-Tien Le [1 ]
Trong-Thuc Hoang [1 ]
Ba-Anh Dao [1 ]
Tsukamoto, Akira [2 ]
Suzaki, Kuniyasu [3 ]
Cong-Kha Pham [1 ]
机构
[1] Univ Electrocommun, Tokyo, Japan
[2] Natl Inst Adv Ind Sci & Technol, Tokyo, Japan
[3] Technol Res Assoc Secure IoT Edge Applicat Based, Tokyo, Japan
关键词
Side-channel Attack; Cache Memory; RISC-V; Neutral Network; Hardware Performance Counters;
D O I
10.1109/ISCAS48785.2022.9937212
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The goal of this study is to investigate the problem of caches side-channel attacks on the open-source RISC-V architecture. Traditionally, these concerns have been addressed by research into hardware enhancements or software defense strategies. Those methods are, unfortunately, extremely hard to accomplish or lead to significant performance degradation. In this article, we investigate at a system for identifying cache sidechannel threats such Spectre in real time. We utilize performance counters inside the processor to track the processor's cache behavior and a neural network to evaluate the acquired data. Since the presence of cache side-channels typically results in a dramatically altered cache utilization behaviors, our neural network would take advantage of it and detect a Spectre attack in our test environment with an accuracy of more than 99%. To summarize, we are able to inform the user when a cache side-channel attack occurs using data from only four counters.
引用
收藏
页码:2467 / 2471
页数:5
相关论文
共 50 条
  • [21] Reconfigurable RISC-V Secure Processor And SoC Integration
    Zang, Zhenya
    Liu, Yao
    Cheung, Ray C. C.
    2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 827 - 832
  • [22] A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor
    Anh-Tien Le
    Trong-Thuc Hoang
    Ba-Anh Dao
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Cong-Kha Pham
    IEEE ACCESS, 2021, 9 (164597-164612) : 164597 - 164612
  • [23] Integrating error correction and detection techniques in RISC-V processor microarchitecture for enhanced reliability
    Sreekumar, Aswin
    Shankar, Bolupadra Sai
    Reddy, B. Naresh Kumar
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [24] A Soft RISC-V Vector Processor for Edge-AI
    Chander, V. Naveen
    Varghese, Kuruvilla
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 263 - 268
  • [25] Polynomial Formal Verification of a Processor: A RISC-V Case Study
    Weingarten, Lennart
    Mahzoon, Alireza
    Goli, Mehran
    Drechsler, Rolf
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 41 - 47
  • [26] An integrated machine code monitor for a RISC-V processor on an FPGA
    Kaneko, Hiroaki
    Kanasugi, Akinori
    ARTIFICIAL LIFE AND ROBOTICS, 2020, 25 (03) : 427 - 433
  • [27] Epileptic Seizure Detection on an Ultra-Low-Power Embedded RISC-V Processor Using a Convolutional Neural Network
    Bahr, Andreas
    Schneider, Matthias
    Francis, Maria
    Lehmann, Hendrik
    Barg, Igor
    Buschhoff, Anna-Sophia
    Wulff, Peer
    Strunskus, Thomas
    Faupel, Franz
    BIOSENSORS-BASEL, 2021, 11 (07):
  • [28] A Custom Designed RISC-V ISA Compatible Processor for SoC
    Sharat, Kavya
    Bandishte, Sumeet
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    VLSI DESIGN AND TEST, 2017, 711 : 570 - 577
  • [29] RISC-HD: Lightweight RISC-V Processor for Efficient Hyperdimensional Computing Inference
    Taheri, Farhad
    Bayat-Sarmadi, Siavash
    Hadayeghparast, Shahriar
    IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (23) : 24030 - 24037
  • [30] An integrated machine code monitor for a RISC-V processor on an FPGA
    Hiroaki Kaneko
    Akinori Kanasugi
    Artificial Life and Robotics, 2020, 25 : 427 - 433