Spectre attack detection with Neutral Network on RISC-V processor

被引:0
|
作者
Anh-Tien Le [1 ]
Trong-Thuc Hoang [1 ]
Ba-Anh Dao [1 ]
Tsukamoto, Akira [2 ]
Suzaki, Kuniyasu [3 ]
Cong-Kha Pham [1 ]
机构
[1] Univ Electrocommun, Tokyo, Japan
[2] Natl Inst Adv Ind Sci & Technol, Tokyo, Japan
[3] Technol Res Assoc Secure IoT Edge Applicat Based, Tokyo, Japan
关键词
Side-channel Attack; Cache Memory; RISC-V; Neutral Network; Hardware Performance Counters;
D O I
10.1109/ISCAS48785.2022.9937212
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The goal of this study is to investigate the problem of caches side-channel attacks on the open-source RISC-V architecture. Traditionally, these concerns have been addressed by research into hardware enhancements or software defense strategies. Those methods are, unfortunately, extremely hard to accomplish or lead to significant performance degradation. In this article, we investigate at a system for identifying cache sidechannel threats such Spectre in real time. We utilize performance counters inside the processor to track the processor's cache behavior and a neural network to evaluate the acquired data. Since the presence of cache side-channels typically results in a dramatically altered cache utilization behaviors, our neural network would take advantage of it and detect a Spectre attack in our test environment with an accuracy of more than 99%. To summarize, we are able to inform the user when a cache side-channel attack occurs using data from only four counters.
引用
收藏
页码:2467 / 2471
页数:5
相关论文
共 50 条
  • [1] A cross-process Spectre attack via cache on RISC-V processor with trusted execution environment
    Le, Anh-Tien
    Hoang, Trong-Thuc
    Dao, Ba-Anh
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Pham, Cong-Kha
    COMPUTERS & ELECTRICAL ENGINEERING, 2023, 105
  • [2] Research on the Secure RISC-V Processor Against a Power Analysis Attack
    Liu Q.
    Liu B.
    Lu S.
    Sai B.
    Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2021, 54 (08): : 868 - 874
  • [3] Software Mitigation of RISC-V Spectre Attacks
    Balucea, Ruxandra
    Irofti, Paul
    INNOVATIVE SECURITY SOLUTIONS FOR INFORMATION TECHNOLOGY AND COMMUNICATIONS, SECITC 2023, 2024, 14534 : 51 - 64
  • [4] RISC-V Barrel Processor for Deep Neural Network Acceleration
    AskariHemmat, MohammadHossein
    Bilaniuk, Olexa
    Wagner, Sean
    Savaria, Yvon
    David, Jean-Pierre
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [5] Maxpool operator for RISC-V processor
    Nevezi-Strango, David
    Rotar, Danut
    Valcan, Sorin
    Gaianu, Mihail
    2023 25TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, SYNASC 2023, 2023, : 246 - 250
  • [6] EBCache: A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor
    Wu, Dehua
    Xiao, Wan'ang
    Gao, Wanlin
    CHINA COMMUNICATIONS, 2024, 21 (12) : 166 - 185
  • [7] EBCache:A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor
    Wu Dehua
    Xiao Wanang
    Gao Wanlin
    China Communications, 2024, 21 (12) : 166 - 185
  • [8] RISC-V2: A Scalable RISC-V Vector Processor
    Patsidis, Kariofyllis
    Nicopoulos, Chrysostomos
    Sirakoulis, Georgios Ch
    Dimitrakopoulos, Giorgos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [9] RISC-V Barrel Processor for Accelerator Control
    AskariHemmat, MohammadHossein
    Bilaniuk, Olexa
    Wagner, Sean
    Savaria, Yvon
    David, Jean-Pierre
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 212 - 212
  • [10] A RISC-V Processor Design for Transparent Tracing
    Gamino del Rio, Ivan
    Martinez Hellin, Agustin
    Polo, Oscar R.
    Jimenez Arribas, Miguel
    Parra, Pablo
    da Silva, Antonio
    Sanchez, Jonatan
    Sanchez, Sebastian
    ELECTRONICS, 2020, 9 (11) : 1 - 23