EBCache: A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor

被引:0
|
作者
Wu, Dehua [1 ,2 ]
Xiao, Wan'ang [3 ,4 ,5 ]
Gao, Wanlin [1 ,2 ]
机构
[1] China Agr Univ, Key Lab Agr Informatizat Standardizat, Minist Agr & Rural Affairs, Beijing 100083, Peoples R China
[2] China Agr Univ, Coll Informat & Elect Engn, Beijing 100083, Peoples R China
[3] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[4] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
[5] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
cache structure; out-of-order execution;
D O I
10.23919/JCC.ea.2021-0720.202401
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The cache -based covert channel is one of the common vulnerabilities exploited in the Spectre attacks. Current mitigation strategies focus on blocking the eviction -based channel by using a random/encrypted mapping function to translate memory address to the cache address, while the updated -based channel is still vulnerable. In addition, some mitigation strategies are also costly as it needs software and hardware modifications. In this paper, our objective is to devise low-cost, comprehensive -protection techniques for mitigating the Spectre attacks. We proposed a novel cache structure, named EBCache, which focuses on the RISC -V processor and applies the address encryption and blacklist to resist the Spectre attacks. The addresses encryption mechanism increases the difficulty of pruning a minimal eviction set. The blacklist mechanism makes the updated cache lines loaded by the malicious updates invisible. Our experiments demonstrated that the EBCache can prevent malicious modifications. The EBCache, however, reduces the processor's performance by about 23% but involves only a low-cost modification in the hardware.
引用
收藏
页码:166 / 185
页数:20
相关论文
共 50 条
  • [1] EBCache:A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor
    Wu Dehua
    Xiao Wanang
    Gao Wanlin
    China Communications, 2024, 21 (12) : 166 - 185
  • [2] Software Mitigation of RISC-V Spectre Attacks
    Balucea, Ruxandra
    Irofti, Paul
    INNOVATIVE SECURITY SOLUTIONS FOR INFORMATION TECHNOLOGY AND COMMUNICATIONS, SECITC 2023, 2024, 14534 : 51 - 64
  • [3] Spectre attack detection with Neutral Network on RISC-V processor
    Anh-Tien Le
    Trong-Thuc Hoang
    Ba-Anh Dao
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Cong-Kha Pham
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2467 - 2471
  • [4] A cross-process Spectre attack via cache on RISC-V processor with trusted execution environment
    Le, Anh-Tien
    Hoang, Trong-Thuc
    Dao, Ba-Anh
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Pham, Cong-Kha
    COMPUTERS & ELECTRICAL ENGINEERING, 2023, 105
  • [5] RCPE: An Excellent Performance Training Processor with RISC-V based Compression Mechanism
    Wang, Zhou
    Du, Haochen
    Han, Baoyi
    Xu, Yanqing
    Tang, Xiaonan
    Zhou, Yang
    Zheng, Zhe
    Cui, Wenpeng
    Xiong, Yanwei
    Wei, Shaojun
    Qiao, Shushan
    Yin, Shouyi
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 302 - 306
  • [6] GhostBusters: Mitigating Spectre Attacks on a DBT-Based Processor
    Rokicki, Simon
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 927 - 932
  • [7] HIDFIX: Efficient Mitigation of Cache-based Spectre Attacks through Hidden Rollbacks
    Pashrashid, Arash
    Hajiabadi, Ali
    Carlson, Trevor E.
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [8] Reprogrammable Redundancy for Cache Vmin Reduction in a 28nm RISC-V Processor
    Zimmer, Brian
    Chiu, Pi-Feng
    Nikolic, Borivoje
    Asanovic, Krste
    2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 121 - 124
  • [9] RTPE: A High Energy Efficiency Inference Processor with RISC-V based Transformation Mechanism
    Wang, Zhou
    Du, Haochen
    Han, Baoyi
    Xu, Yanqing
    Tang, Xiaonan
    Zhou, Yang
    Zheng, Zhe
    Cui, Wenpeng
    Xiong, Yanwei
    Wei, Shaojun
    Qiao, Shushan
    Yin, Shouyi
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 297 - 301
  • [10] Reprogrammable Redundancy for SRAM-Based Cache Vmin Reduction in a 28-nm RISC-V Processor
    Zimmer, Brian
    Chiu, Pi-Feng
    Nikolic, Borivoje
    Asanovic, Krste
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (10) : 2589 - 2600