EBCache: A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor

被引:0
|
作者
Wu, Dehua [1 ,2 ]
Xiao, Wan'ang [3 ,4 ,5 ]
Gao, Wanlin [1 ,2 ]
机构
[1] China Agr Univ, Key Lab Agr Informatizat Standardizat, Minist Agr & Rural Affairs, Beijing 100083, Peoples R China
[2] China Agr Univ, Coll Informat & Elect Engn, Beijing 100083, Peoples R China
[3] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[4] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
[5] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
cache structure; out-of-order execution;
D O I
10.23919/JCC.ea.2021-0720.202401
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The cache -based covert channel is one of the common vulnerabilities exploited in the Spectre attacks. Current mitigation strategies focus on blocking the eviction -based channel by using a random/encrypted mapping function to translate memory address to the cache address, while the updated -based channel is still vulnerable. In addition, some mitigation strategies are also costly as it needs software and hardware modifications. In this paper, our objective is to devise low-cost, comprehensive -protection techniques for mitigating the Spectre attacks. We proposed a novel cache structure, named EBCache, which focuses on the RISC -V processor and applies the address encryption and blacklist to resist the Spectre attacks. The addresses encryption mechanism increases the difficulty of pruning a minimal eviction set. The blacklist mechanism makes the updated cache lines loaded by the malicious updates invisible. Our experiments demonstrated that the EBCache can prevent malicious modifications. The EBCache, however, reduces the processor's performance by about 23% but involves only a low-cost modification in the hardware.
引用
收藏
页码:166 / 185
页数:20
相关论文
共 50 条
  • [41] MRAM-Based Cache System Design and Policy Optimization for RISC-V Multi-Core CPUs
    Han, Shaopu
    Wang, Qiguang
    Jiang, Yanfeng
    IEEE TRANSACTIONS ON MAGNETICS, 2023, 59 (06)
  • [42] Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA
    Desalphine, Vivian
    Dashora, Somya
    Mali, Laxita
    Suhas, K.
    Raveendran, Aneesh
    Selvakumar, David
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [43] Task Mapping and Scheduling on RISC-V MIMD Processor With Vector Accelerator Using Model-Based Parallelization
    Wu, Shanwen
    Kumano, Satoshi
    Marume, Kei
    Edahiro, Masato
    IEEE ACCESS, 2024, 12 : 35779 - 35795
  • [44] VPQC: A Domain-Specific Vector Processor for Post-Quantum Cryptography Based on RISC-V Architecture
    Xin, Guozhu
    Han, Jun
    Yin, Tianyu
    Zhou, Yuchao
    Yang, Jianwei
    Cheng, Xu
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (08) : 2672 - 2684
  • [45] FPGA Implementation of 32-bit RISC-V Processor with Web-Based Assembler-Disassembler
    Gur, Etki
    Sataner, Zekiye Eda
    Durkaya, Yusuf H.
    Bayar, Salih
    2018 INTERNATIONAL SYMPOSIUM ON FUNDAMENTALS OF ELECTRICAL ENGINEERING (ISFEE), 2018,
  • [46] SeChain: Design and Implementation of RISC-V Secure Boot Mechanism Based on Domestic Cryptographic Algorithms
    Rui, Zhiqing
    Mei, Yao
    Chen, Zhenzhe
    Wu, Jingzheng
    Ling, Xiang
    Luo, Tianyue
    Wu, Yanjun
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2024, 61 (06): : 1458 - 1475
  • [47] Enhancing energy efficiency of RISC-V processor-based embedded graphics systems through frame buffer compression
    Zhou, Yuzhi
    Jin, Xi
    Xiang, Tian
    Zha, Daolu
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 77
  • [48] An ACF<0.03 low-power software PUF based on the RISC-V processor for IoT security
    Ni, Li
    Wang, Pengjun
    Zhang, Yuejun
    Chen, Jia
    Zhang, Huihong
    Zhuang, Youyi
    MICROELECTRONICS JOURNAL, 2022, 121
  • [49] RVAM16: a low-cost multiple-ISA processor based on RISC-V and ARM Thumb
    Huang, Libo
    Zhang, Jing
    Yang, Ling
    Ma, Sheng
    Wang, Yongwen
    Cheng, Yuanhu
    FRONTIERS OF COMPUTER SCIENCE, 2025, 19 (01)
  • [50] Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA
    Ma, Khai-Minh
    Le, Duc-Hung
    Pham, Cong-Kha
    Hoang, Trong-Thuc
    FUTURE INTERNET, 2023, 15 (05)