EBCache: A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor

被引:0
|
作者
Wu, Dehua [1 ,2 ]
Xiao, Wan'ang [3 ,4 ,5 ]
Gao, Wanlin [1 ,2 ]
机构
[1] China Agr Univ, Key Lab Agr Informatizat Standardizat, Minist Agr & Rural Affairs, Beijing 100083, Peoples R China
[2] China Agr Univ, Coll Informat & Elect Engn, Beijing 100083, Peoples R China
[3] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[4] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
[5] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
cache structure; out-of-order execution;
D O I
10.23919/JCC.ea.2021-0720.202401
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The cache -based covert channel is one of the common vulnerabilities exploited in the Spectre attacks. Current mitigation strategies focus on blocking the eviction -based channel by using a random/encrypted mapping function to translate memory address to the cache address, while the updated -based channel is still vulnerable. In addition, some mitigation strategies are also costly as it needs software and hardware modifications. In this paper, our objective is to devise low-cost, comprehensive -protection techniques for mitigating the Spectre attacks. We proposed a novel cache structure, named EBCache, which focuses on the RISC -V processor and applies the address encryption and blacklist to resist the Spectre attacks. The addresses encryption mechanism increases the difficulty of pruning a minimal eviction set. The blacklist mechanism makes the updated cache lines loaded by the malicious updates invisible. Our experiments demonstrated that the EBCache can prevent malicious modifications. The EBCache, however, reduces the processor's performance by about 23% but involves only a low-cost modification in the hardware.
引用
收藏
页码:166 / 185
页数:20
相关论文
共 50 条
  • [31] The Characterization of Errors in an FPGA-Based RISC-V Processor due to Single Event Transients
    Sharma, Jhalak
    Rao, Nanditha
    MICROELECTRONICS JOURNAL, 2022, 123
  • [32] FlushBlocker: Lightweight mitigating mechanism for CPU cache flush instruction based attacks
    Enomoto, Shuhei
    Kuzuno, Hiroki
    2021 IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW 2021), 2021, : 74 - 79
  • [33] A Hardware based RISC-V Extension Instruction Implementation Mechanism and Implementation Example
    Jia, Decun
    Huang, Jingbo
    Yang, Yanfeng
    Yang, Qiaoyin
    2024 5TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND APPLICATION, ICCEA 2024, 2024, : 372 - 381
  • [34] Towards a metrics suite for evaluating cache side-channel vulnerability: Case studies on an open-source RISC-V processor
    Guo, Pengfei
    Yan, Yingjian
    Wang, Junjie
    Zhong, Jingxin
    Liu, Yanjiang
    Xu, Jinsong
    COMPUTERS & SECURITY, 2023, 135
  • [35] A Dynamic Approximation Processor Based on Out-of-Order RISC-V in 28-nm CMOS
    Yoshita, Tomohiro
    Kadomoto, Junichiro
    Irie, Hidetsugu
    2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024, 2024, : 509 - 513
  • [36] Analysis of the Critical Bits of a RISC-V Processor Implemented in an SRAM-Based FPGA for Space Applications
    Alberto Aranda, Luis
    Wessman, Nils-Johan
    Santos, Lucana
    Sanchez-Macian, Alfonso
    Andersson, Jan
    Weigand, Roland
    Antonio Maestro, Juan
    ELECTRONICS, 2020, 9 (01)
  • [37] Seesaw: A 4096-bit vector processor for accelerating Kyber based on RISC-V ISA extensions
    Zou, Xiaofeng
    Peng, Yuanxi
    Li, Tuo
    Kong, Lingjun
    Zhang, Lu
    PARALLEL COMPUTING, 2025, 123
  • [38] Evaluating Soft Core RISC-V Processor in SRAM-Based FPGA Under Radiation Effects
    de Oliveira, Adria B.
    Tambara, Lucas A.
    Benevenuti, Fabio
    Benites, Luis A. C.
    Added, Nemitala
    Aguiar, Vitor A. P.
    Medina, Nilberto H.
    Silveira, Marcilei A. G.
    Kastensmidt, Fernanda L.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2020, 67 (07) : 1503 - 1510
  • [39] Design of RISC-V out-of-order processor based on segmented exclusive or Gshare branch prediction
    Yang, Wu
    Gao, Jie
    Li, Qiu
    Zhang, Jun
    MICROELECTRONICS JOURNAL, 2024, 152
  • [40] A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications
    Serrano, Ronaldo
    Sarmiento, Marco
    Duran, Ckristian
    Nguyen, Khai-Duy
    Hoang, Trong-Thuc
    Ishibashi, Koichiro
    Pham, Cong-Kha
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 375 - 376