共 50 条
- [21] Mitigating Cache-Based Side-Channel Attacks through Randomization: A Comprehensive System and Architecture Level Analysis PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1414 - 1419
- [23] Cache Resiliency Techniques for a Low-Voltage RISC-V Out-of-Order Processor in 28-nm CMOS IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (12): : 229 - 232
- [24] Design and Implementation of Floating-Point Transcendental Function Processor Based on RISC-V Architecture 2024 13TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, ICCCAS 2024, 2024, : 59 - 63
- [26] A Time Series Data Compression Co-processor Based on RISC-V Custom Instructions ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2023, PT I, 2024, 14487 : 439 - 454
- [27] RISCV-FNT: A Fast FNT-based RISC-V Processor for CNN Acceleration 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 292 - 296
- [28] A Scalable SIMD RISC-V based Processor with Customized Vector Extensions for CRYSTALS-Kyber PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 733 - 738
- [29] Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING IN DEFENSE APPLICATIONS II, 2020, 11543
- [30] Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing 2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 30 - 34