EBCache: A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor

被引:0
|
作者
Wu, Dehua [1 ,2 ]
Xiao, Wan'ang [3 ,4 ,5 ]
Gao, Wanlin [1 ,2 ]
机构
[1] China Agr Univ, Key Lab Agr Informatizat Standardizat, Minist Agr & Rural Affairs, Beijing 100083, Peoples R China
[2] China Agr Univ, Coll Informat & Elect Engn, Beijing 100083, Peoples R China
[3] Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China
[4] Univ Chinese Acad Sci, Ctr Mat Sci & Optoelect Engn, Beijing 100049, Peoples R China
[5] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
关键词
cache structure; out-of-order execution;
D O I
10.23919/JCC.ea.2021-0720.202401
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The cache -based covert channel is one of the common vulnerabilities exploited in the Spectre attacks. Current mitigation strategies focus on blocking the eviction -based channel by using a random/encrypted mapping function to translate memory address to the cache address, while the updated -based channel is still vulnerable. In addition, some mitigation strategies are also costly as it needs software and hardware modifications. In this paper, our objective is to devise low-cost, comprehensive -protection techniques for mitigating the Spectre attacks. We proposed a novel cache structure, named EBCache, which focuses on the RISC -V processor and applies the address encryption and blacklist to resist the Spectre attacks. The addresses encryption mechanism increases the difficulty of pruning a minimal eviction set. The blacklist mechanism makes the updated cache lines loaded by the malicious updates invisible. Our experiments demonstrated that the EBCache can prevent malicious modifications. The EBCache, however, reduces the processor's performance by about 23% but involves only a low-cost modification in the hardware.
引用
收藏
页码:166 / 185
页数:20
相关论文
共 50 条
  • [21] Mitigating Cache-Based Side-Channel Attacks through Randomization: A Comprehensive System and Architecture Level Analysis
    Wang, Han
    Sayadi, Hossein
    Mohsenin, Tinoosh
    Zhao, Liang
    Sasan, Avesta
    Rafatirad, Setareh
    Homayoun, Houman
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1414 - 1419
  • [22] Cross-layer analysis of software fault models and countermeasures against hardware fault attacks in a RISC-V processor
    Laurent, Johan
    Beroulle, Vincent
    Deleuze, Christophe
    Pebay-Peyroula, Florian
    Papadimitriou, Athanasios
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
  • [23] Cache Resiliency Techniques for a Low-Voltage RISC-V Out-of-Order Processor in 28-nm CMOS
    Chiu, Pi-Feng
    Celio, Christopher
    Asanovic, Krste
    Nikolic, Borivoje
    Patterson, David
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (12): : 229 - 232
  • [24] Design and Implementation of Floating-Point Transcendental Function Processor Based on RISC-V Architecture
    Qin, Bochen
    Cai, Gang
    Huang, Zhihong
    2024 13TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, ICCCAS 2024, 2024, : 59 - 63
  • [25] A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor
    Anh-Tien Le
    Trong-Thuc Hoang
    Ba-Anh Dao
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Cong-Kha Pham
    IEEE ACCESS, 2021, 9 (164597-164612) : 164597 - 164612
  • [26] A Time Series Data Compression Co-processor Based on RISC-V Custom Instructions
    Du, Peiran
    Cai, Zhaohui
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2023, PT I, 2024, 14487 : 439 - 454
  • [27] RISCV-FNT: A Fast FNT-based RISC-V Processor for CNN Acceleration
    Chen, Bingzhen
    Wang, Xingbo
    Huang, Yucong
    Xu, Zhiyuan
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 292 - 296
  • [28] A Scalable SIMD RISC-V based Processor with Customized Vector Extensions for CRYSTALS-Kyber
    Li, Huimin
    Mentens, Nele
    Picek, Stjepan
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 733 - 738
  • [29] Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks
    Zelensky, A.
    Alepko, A.
    Dubovskov, V
    Kuptsov, V
    ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING IN DEFENSE APPLICATIONS II, 2020, 11543
  • [30] Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing
    Ali, Muhammad
    von Ameln, Matthias
    Goehringer, Diana
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 30 - 34