A Dynamic Approximation Processor Based on Out-of-Order RISC-V in 28-nm CMOS

被引:0
|
作者
Yoshita, Tomohiro [1 ]
Kadomoto, Junichiro [2 ]
Irie, Hidetsugu [2 ]
机构
[1] Nihon Synopsys GK, Tokyo, Japan
[2] Univ Tokyo, Tokyo, Japan
关键词
Approximate Computing; Microarchitecture;
D O I
10.1109/APCCAS62602.2024.10808333
中图分类号
学科分类号
摘要
Approximate computing aims to reduce the amount of computation that does not impact the usefulness of the results, achieving faster and more efficient execution. Various approximation methods have been proposed, among which the concepts involving instruction sets that adjust approximation levels at runtime have recently emerged. In this study, we formulate an ISA enabling on-demand approximation, design a microarchitecture in RTL, and develop a first dynamic on-demand approximation processor chip fabricated using the TSMC 28-nm process. This chip development bridges the gap between theoretical simulation and real-world application, enabling more energy-efficient and responsive systems that can adapt to user-demanded quality requirements in real time. With the chip, on-demand efficient approximation is realized enabling dynamic adjustment of the approximation level during execution. It is confirmed that the execution time is reduced proportionally to the level of approximation. As we carefully introduce the additional modules with attention to pipeline performance, they are implemented without reducing the operating frequency, increasing the area by 1.1% and the power by 0.86%.
引用
收藏
页码:509 / 513
页数:5
相关论文
共 50 条
  • [1] Cache Resiliency Techniques for a Low-Voltage RISC-V Out-of-Order Processor in 28-nm CMOS
    Chiu, Pi-Feng
    Celio, Christopher
    Asanovic, Krste
    Nikolic, Borivoje
    Patterson, David
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (12): : 229 - 232
  • [2] An Out-of-Order RISC-V Processor with Resilient Low-Voltage Operation in 28 nm CMOS
    Chiu, Pi-Feng
    Celio, Christopher
    Asanovic, Krste
    Patterson, David
    Nikolic, Borivoje
    2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 61 - 62
  • [3] Teaching Out-of-Order Processor Design with the RISC-V ISA
    Zekany, Stephen A.
    Tan, Jielun
    Connolly, James A.
    Dreslinski, Ronald G.
    2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,
  • [4] RISC-V Out-Of-Order Data conversion Co-processor
    Raveendran, Aneesh
    Patil, Vinayak
    Desalphine, Vivian
    Sobha, P. M.
    Selvakumar, A. David
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [5] Design of RISC-V out-of-order processor based on segmented exclusive or Gshare branch prediction
    Yang, Wu
    Gao, Jie
    Li, Qiu
    Zhang, Jun
    MICROELECTRONICS JOURNAL, 2024, 152
  • [6] Reprogrammable Redundancy for SRAM-Based Cache Vmin Reduction in a 28-nm RISC-V Processor
    Zimmer, Brian
    Chiu, Pi-Feng
    Nikolic, Borivoje
    Asanovic, Krste
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (10) : 2589 - 2600
  • [7] An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor
    Mashimo, Susumu
    Fujita, Akifumi
    Matsuo, Reoma
    Akaki, Seiya
    Fukuda, Akifumi
    Koizumi, Toru
    Kadomoto, Junichiro
    Irie, Hidetsugu
    Goshima, Masahiro
    Inoue, Koji
    Shioya, Ryota
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 63 - 71
  • [8] BROOM: An Open Source Out-of-Order Processor With Resilient Low-Voltace Operation in 28-nm CMOS
    Cello, Christopher
    Chin, Pi-Feng
    Asanovic, Krste
    Nikolic, Borivoje
    Patterson, David
    IEEE MICRO, 2019, 39 (02) : 52 - 60
  • [9] An Out-of-Order Superscalar Processor Using STRAIGHT Architecture in 28 nm CMOS
    Amano, Taichi
    Kadomoto, Junichiro
    Mitsuno, Satoshi
    Koizumi, Toru
    Shioya, Ryota
    Irie, Hidetsugu
    Sakai, Shuichi
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [10] W-IQ: Wither-logic based issue queue for RISC-V superscalar out-of-order processor
    Yu, Zhi-Guo
    Zhong, Xiao-Yu
    Ma, Xiao-Jie
    Gu, Xiao-Feng
    INTEGRATION-THE VLSI JOURNAL, 2024, 94