A Dynamic Approximation Processor Based on Out-of-Order RISC-V in 28-nm CMOS

被引:0
|
作者
Yoshita, Tomohiro [1 ]
Kadomoto, Junichiro [2 ]
Irie, Hidetsugu [2 ]
机构
[1] Nihon Synopsys GK, Tokyo, Japan
[2] Univ Tokyo, Tokyo, Japan
关键词
Approximate Computing; Microarchitecture;
D O I
10.1109/APCCAS62602.2024.10808333
中图分类号
学科分类号
摘要
Approximate computing aims to reduce the amount of computation that does not impact the usefulness of the results, achieving faster and more efficient execution. Various approximation methods have been proposed, among which the concepts involving instruction sets that adjust approximation levels at runtime have recently emerged. In this study, we formulate an ISA enabling on-demand approximation, design a microarchitecture in RTL, and develop a first dynamic on-demand approximation processor chip fabricated using the TSMC 28-nm process. This chip development bridges the gap between theoretical simulation and real-world application, enabling more energy-efficient and responsive systems that can adapt to user-demanded quality requirements in real time. With the chip, on-demand efficient approximation is realized enabling dynamic adjustment of the approximation level during execution. It is confirmed that the execution time is reduced proportionally to the level of approximation. As we carefully introduce the additional modules with attention to pipeline performance, they are implemented without reducing the operating frequency, increasing the area by 1.1% and the power by 0.86%.
引用
收藏
页码:509 / 513
页数:5
相关论文
共 50 条
  • [41] On-Board Satellite Telemetry Forecasting with RNN on RISC-V Based Multicore Processor
    Cappellone, Danilo
    Di Mascio, Stefano
    Furano, Gianluca
    Menicucci, Alessandra
    Ottavi, Marco
    2020 33RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2020,
  • [42] RTPE: A High Energy Efficiency Inference Processor with RISC-V based Transformation Mechanism
    Wang, Zhou
    Du, Haochen
    Han, Baoyi
    Xu, Yanqing
    Tang, Xiaonan
    Zhou, Yang
    Zheng, Zhe
    Cui, Wenpeng
    Xiong, Yanwei
    Wei, Shaojun
    Qiao, Shushan
    Yin, Shouyi
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 297 - 301
  • [43] A Carbon Nanotube Transistor based RISC-V Processor using Pass Transistor Logic
    Amarnath, Aporva
    Feng, Siying
    Pal, Subhankar
    Ajayi, Tutu
    Rovinski, Austin
    Dreslinski, Ronald G.
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [44] DuckCore: A Fault-Tolerant Processor Core Architecture Based on the RISC-V ISA
    Li, Jiemin
    Zhang, Shancong
    Bao, Chong
    ELECTRONICS, 2022, 11 (01)
  • [45] Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Vector Extensions in 22nm FD-SOI
    Soria-Pardos, Victor
    Doblas, Max
    Lopez-Paradis, Guillem
    Candon, Gerard
    Rodas, Narcis
    Carril, Xavier
    Fontova-Muste, Pau
    Leyva, Neiel
    Marco-Sola, Santiago
    Moreto, Miquel
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 254 - 261
  • [46] An Eight-Core RISC-V Processor With Compute Near Last Level Cache in Intel 4 CMOS
    Chen, Gregory K. K.
    Knag, Phil C. C.
    Tokunaga, Carlos
    Krishnamurthy, Ram K. K.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (04) : 1117 - 1128
  • [47] An Eight-Core 1.44-GHz RISC-V Vector Processor in 16-nm FinFET
    Schmidt, Colin
    Wright, John
    Wang, Zhongkai
    Chang, Eric
    Ou, Albert
    Bae, Woorham
    Huang, Sean
    Milovanovic, Vladimir
    Flynn, Anita
    Richards, Brian
    Asanovic, Krste
    Alon, Elad
    Nikolic, Borivoje
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (01) : 140 - 152
  • [48] Counters based performance analysis and optimization of an out-of-order superscalar processor core
    Sun C.
    Sui B.
    Wang L.
    Wang Y.
    Huang L.
    Li W.
    Wang J.
    1600, National University of Defense Technology (38): : 14 - 19
  • [49] Design and Implementation of Floating-Point Transcendental Function Processor Based on RISC-V Architecture
    Qin, Bochen
    Cai, Gang
    Huang, Zhihong
    2024 13TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, ICCCAS 2024, 2024, : 59 - 63
  • [50] EBCache: A Novel Cache-Based Mechanism for Mitigating the Spectre Attacks for RISC-V Processor
    Wu, Dehua
    Xiao, Wan'ang
    Gao, Wanlin
    CHINA COMMUNICATIONS, 2024, 21 (12) : 166 - 185