SeChain: Design and Implementation of RISC-V Secure Boot Mechanism Based on Domestic Cryptographic Algorithms

被引：0
|
作者：
Rui, Zhiqing [1 ,2 ]
Mei, Yao [1 ,4 ]
Chen, Zhenzhe [1 ]
Wu, Jingzheng [1 ,3 ]
Ling, Xiang [1 ]
Luo, Tianyue [1 ]
Wu, Yanjun [1 ,3 ]
机构：
[1] Intelligent Software Research Center, Institute of Software, Chinese Academy of Sciences, Beijing,100190, China
[2] University of Chinese Academy of Sciences, Beijing,100190, China
[3] State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, Beijing,100190, China
[4] School of Electronic Information Engineering, Beihang University, Beijing,100190, China
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2024年 / 61卷 / 06期
关键词：
D O I：
10.7544/issn1000-1239.202440088
中图分类号：
学科分类号：
摘要：
51
引用
收藏
页码：1458 / 1475
相关论文
共 50 条
  • [1] Secure Boot Design for a RISC-V Based SoC and Implementation on an FPGA
    Adiguzel, Yasin
    Yalcin, Siddika Berna Ors
    32ND IEEE SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU 2024, 2024,
  • [2] Design and implementation of secure boot architecture on RISC-V using FPGA
    Loo, Tung Lun
    Ishak, Mohamad Khairi
    Ammar, Khalid
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 101
  • [3] Design and Implementation of a Secure RISC-V Microprocessor
    Stangherlin, Kleber
    Sachdev, Manoj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1705 - 1715
  • [4] Parallel Verification in RISC-V Secure Boot
    Saiki, Akihiro
    Omori, Yu
    Kimura, Keiji
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 568 - 575
  • [5] Secure Design Flow of FPGA Based RISC-V Implementation
    Siddiqui, Ali Shuja
    Shirley, Geraldine
    Bendre, Shreya
    Bhagwat, Girija
    Plusquellic, Jim
    Saqib, Fareena
    2019 IEEE 4TH INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW 2019), 2019, : 37 - 42
  • [6] Performance Evaluation of Lightweight Cryptographic Algorithms on RISC-V
    Mumcu, Muhammet Cihat
    Cicek, Ihsan
    Bayar, Salih
    2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,
  • [7] A Resilient System Design to Boot a RISC-V MPSoC
    Nurmi, Antti
    Rautakoura, Antti
    Lunnikivi, Henri
    Hamalainen, Timo D.
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 232 - 238
  • [8] Lightweight Secure-Boot Architecture for RISC-V System-on-Chip
    Haj-Yahya, Jawad
    Wong, Ming Ming
    Pudi, Vikramkumar
    Bhasin, Shivam
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 216 - 223
  • [9] A Hardware based RISC-V Extension Instruction Implementation Mechanism and Implementation Example
    Jia, Decun
    Huang, Jingbo
    Yang, Yanfeng
    Yang, Qiaoyin
    2024 5TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND APPLICATION, ICCEA 2024, 2024, : 372 - 381
  • [10] CARE: Lightweight Attack Resilient Secure Boot Architecture with Onboard Recovery for RISC-V based SOC
    Dave, Avani
    Banerjee, Nilanjan
    Patel, Chintan
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 516 - 521
12345