A learning multiple-valued logic network: Algebra, algorithm, and applications

被引:20
|
作者
Tang, Z [1 ]
Cao, QP
Ishizuka, O
机构
[1] Miyazaki Univ, Fac Engn, Miyazaki 88912, Japan
[2] Sanwa Newtech Corp, Miyazaki 88921, Japan
关键词
multiple-valued logic; learning capability; functional completeness; backpropagation algorithm;
D O I
10.1109/12.663773
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a multiple-valued logic (MVL) network with functional completeness and develop its learning capability. The MVL network consists of layered arithmetic piecewise linear processors. Since the arithmetic operations of the network are basically a wired-sum and a piecewise linear operation, their implementations should be rather simple and straightforward. Furthermore, the MVL network can be trained by the traditional backpropagation algorithm directly. The algorithm trains the networks using examples and appears to be available for most MVL problems of interest.
引用
收藏
页码:247 / 251
页数:5
相关论文
共 50 条
  • [31] A heat quench algorithm for the minimization of multiple-valued programmable logic arrays
    Dueck, GW
    Butler, JT
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 1996, 22 (02) : 103 - 107
  • [32] Switches with double carrier confinement structures for multiple-valued logic applications
    Guo, DF
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1998, 13 (08) : 957 - 962
  • [33] A local search based learning method for multiple-valued logic networks
    Cao, QP
    Tang, Z
    Wang, RL
    Wang, XG
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (07) : 1876 - 1884
  • [34] Local Search with Probabilistic Modeling for Learning Multiple-Valued Logic Networks
    Gao, Shangce
    Cao, Qiping
    Ishii, Masahiro
    Tang, Zheng
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (02) : 795 - 805
  • [35] State assignment techniques in Multiple-Valued Logic
    Adams, KJ
    Campbell, JG
    Maguire, LP
    Webb, JAC
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 220 - 225
  • [36] Posets of minors of functions in multiple-valued logic
    Lehtonen, Erkko
    Waldhauser, Tamas
    [J]. 2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 43 - 48
  • [37] EMPIRICAL PLAUSIBLE REASONING BY MULTIPLE-VALUED LOGIC
    BOTTONI, P
    MARI, L
    MUSSIO, P
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 521 : 279 - 285
  • [38] An Improved Local Search Learning Method for Multiple-Valued Logic Network Minimization with Bi-objectives
    Gao, Shangce
    Cao, Qiping
    Vairappan, Catherine
    Zhang, Jianchen
    Tang, Zheng
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (02) : 594 - 603
  • [39] MODULAR REPRESENTATION OF MULTIPLE-VALUED LOGIC SYSTEMS
    GREEN, DH
    TAYLOR, IS
    [J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1974, 121 (06): : 409 - 418
  • [40] Multiple-valued logic minimization by genetic algorithms
    Hata, Y
    Hayase, K
    Hozumi, T
    Kamiura, N
    Yamato, K
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 97 - 102